|
Match
|
Document |
Document Title |
|
|
6798296 |
Wide band, wide operation range, general purpose digital phase locked loop architecture
A wide band, wide operating range, general purpose digital phase locked loop (PLL) runs in the digital domain except for the associated Time Digitizer (T2D) and Digitally-Controlled-Oscillator...
|
|
|
6794944 |
Lock detection circuit
There is provided a lock detection circuit for optimizing a lock detection time and an unlock detection time of a PLL circuit. The present invention has counters 21 and 22 for inputting and...
|
|
|
6794949 |
Frequency generating device and method thereof
A system and method of varying frequency is disclosed. A first oscillator in a phase-locked loop (PLL) maintains a first frequency as part of the PLL lock. A second oscillator having a control...
|
|
|
6794945 |
PLL for clock recovery with initialization sequence
A phase locked loop circuit is used to provide timing clocks for data bit recovery from a serial data flow. The system locks to a SYNC signal, preferably a lower frequency fifty percent duty cycle...
|
|
|
6791420 |
Phase locked loop for recovering a clock signal from a data signal
A phase locked loop for recovering a clock signal from a data signal including a delay locked loop with a nonlinear digital phase detector. The delay locked loop that is embedded in the phase...
|
|
|
6778024 |
Dynamically trimmed voltage controlled oscillator
A system for dynamically trimming a voltage controlled oscillator operable to receive a trim signal for adjusting a voltage-to-frequency operating characteristic of the voltage controlled...
|
|
|
6774732 |
System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-PI slip detection
A system for coarsely tuning at least one voltage controlled oscillator (VCO) ( 211 ) in a phase locked loop (PLL) synthesizer ( 200 ) that includes a phase-frequency detector (PFD) for determining...
|
|
|
6771133 |
Phase-locked oscillator with improved digital integrator
Phase-locked oscillators ( 74, 152, 172 , or 196 ) include both a digital integrator ( 82 or 146 ) and a digital lead compensator ( 84, 148 , or 180 ), and use either analog ( 108 ) or digital...
|
|
|
6768385 |
Intelligent phase lock loop
A PLL architecture with fast phase acquisition, a stable freerun output frequency, and post-freerun fast phase recovery. The invention is particularly well suited for use in a video graphics a/d...
|
|
|
6768359 |
Charge-pump phase-locked loop circuit with charge calibration
A charge-pump phase-locked loop (CP-PLL) circuit with charge calibration. The CP-PLL circuit keeps the phase of an output clock signal constant in a “locked” condition, and includes a...
|
|
|
6765446 |
Frequency lock loop having a reloadable counter without rollover
A frequency lock loop has a reloadable N counter that counts cycles of an output frequency during one cycle of a reference frequency. A VCO generates the output frequency. A VCO control drives the...
|
|
|
6759915 |
Multi-band, voltage-controlled oscillator
A multi-band, voltage-controlled oscillator has a switching device that can be certainly be turned on and off. The oscillator includes a negative source generator coupled to an output of a buffer...
|
|
|
6756927 |
Sigma-delta programming device for a PLL frequency synthesizer, configuration using the sigma-delta programming device, PLL frequency device, and method for programming a programmable device
A sigma-delta programmer is supplied with a data word having a word length of N bits. The most significant L bits of the data word represent the places before the decimal point, and the remaining...
|
|
|
6750725 |
Apparatus for detecting phase error by using zero crossing characteristics of input signal, and phase locked loop circuit using the same
An apparatus for detecting a phase error for a system such as a CD or a DVD having a multi-level input signal with an irregular zero crossing shift, and a phase locked loop circuit using the same....
|
|
|
6744323 |
Method for phase locking in a phase lock loop
An apparatus comprising a phase lock loop (PLL) and a lock circuit. The PLL may be configured to multiply an input frequency in response to a lock signal. The lock circuit may be configured to...
|
|
|
6742132 |
Method and apparatus for generating a clock signal having a driven oscillator circuit formed with energy storage characteristics of a memory storage device
A clock signal generating circuit includes an oscillator portion that sustains a ramped oscillating clock signal in a memory storage device electrically connected to the oscillator portion, a...
|
|
|
6737927 |
Duty cycle correction circuit for use with frequency synthesizer
A duty cycle correction circuit is provided for converting a pair of differential analog signals from an oscillator into an output pulse signal with 50% of duty cycle. The pulse signal has the same...
|
|
|
6734739 |
Fractional-frequency-modulation PLL synthesizer that suppresses spurious signals
The phase comparator in a phase locked loop synthesizer has a identical first and second transmission gates connected to a front row and a back row of 2N−1 gate delay elements, respectively....
|
|
|
6731176 |
Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider
The present invention provides a synthesizer having an efficient lock detect signal generator, an extended range VCO that can operate within any one of a plurality of adjacent characteristic curves...
|
|
|
6731178 |
Precise digital generator producing clock signals
A generator includes an oscillator for producing a clock signal from an N-bit control number. The oscillator includes a first group of cells, with each cell including at least one series connected...
|
|
|
6728526 |
Fractional-N frequency synthesizer with multiple clocks having different timings
A frequency synthesizer device comprising a PLL circuit ( 9 ) and a frequency-division ratio control circuit ( 5 ). The PLL circuit ( 9 ) includes a phase comparator ( 1 ), a low-pass filter ( 2 ),...
|
|
|
6727764 |
Generation of virtual local oscillator inputs for use in direct conversion radio systems
The invention provides a system and method of generating a number of inputs to the mixer elements in a direct conversion (homodyne) receiver configuration using Virtual Local Oscillator (VLO)...
|
|
|
6727768 |
Relaxation CCO for PLL-based constant tuning of GM-C filters
A relaxation current controlled oscillator (CCO) is provided by forming an integrator out of a transconductance amplifier and a capacitor. The output of the integrator is fed to comparators which...
|
|
|
6724264 |
Controller for a device with change in characteristics
A device characteristic changing apparatus is provided for changing a characteristic of a device. The device characteristic changing apparatus comprises a time scale generator unit for generating a...
|
|
|
6714083 |
Lock detector and phase locked loop circuit
There are provided a lock detector that does not output a lock detecting signal of incorrect content even when approaching phase synchronization, when an input signal stops suddenly, or when a...
|
|
|
6714084 |
High resolution digital controlled oscillator
The present invention provides a frequency synthesis circuit. The frequency synthesis circuit includes a noise-shaping quantizer and a digitally controlled oscillator. The noise-shaping quantizer...
|
|
|
6714085 |
Prepositioned frequency synthesizer and method therefor
A PLL-type frequency synthesizer ( 10 ) in which a loop filter ( 24 ) state is recorded during an earlier hop to a given frequency then assigned back to the loop filter ( 24 ) during a subsequent...
|
|
|
6703875 |
Device for emulating phase-locked loop and method for same
The device has a correction table for storing a digital pattern describing how a frequency of a signal is to be altered. The device also has first logic for receiving a sample signal and altering...
|
|
|
6703901 |
Frequency synthesizer and low-noise frequency synthesizing method
A frequency synthesizer comprising a phase-locked loop ( 10 ) and comprising: a frequency divider ( 14 ) having integral dividing ratios, a sigma-delta modulator ( 30 ) connected to the frequency...
|
|
|
6703878 |
Input jitter attenuation in a phase-locked loop
To attenuate the effects of phase noise and input jitter introduced in the reference frequency of the PLL, the zeros of the forward path transfer function are removed. As a result, the forward path...
|
|
|
6700447 |
Trimming of a two point phase modulator
A frequency sythesizer and a method for synthesizing a signal having a given output frequency includes providing a controlled oscillator having a frequency control input and a feedback loop,...
|
|
|
6700414 |
Phase comparator accurately comparing phases of two clock signals and clock generation circuit employing the same
A double phase comparator sets both first and second signals to an “L” level in order to delay a phase of a feedback clock signal when the feedback clock signal is at the “H” level and the...
|
|
|
6700446 |
Phase-locked loop frequency synthesizer including controllable synchronous frequency dividers controlled by a common frequency dividing control signal
A phase-locked loop frequency synthesizer includes a first variable frequency divider connected between a reference signal generator and a first controllable synchronous frequency divider. A second...
|
|
|
6690210 |
Transmitting device
A transmitting device generates a modulation signal depending on data to be transmitted. The transmitting device includes a transmission frequency generation device that is controlled depending on...
|
|
|
6686802 |
Microcomputer having built-in phase locked loop circuit synchronized with external clock and detecting an interruption of the external clock by utilizing continuous outputs of the PLL circuit
In the microcomputer with a phase-locked loop (PLL) circuit incorporated, a counter is cleared when an edge detection signal of an edge detector which receives an externally generated clock signal...
|
|
|
6683830 |
Apparatus and method for detecting wobble defect
An apparatus and method are provided receiving wobble signals indicative of a wobble pattern formed on an optical medium. A wobble lock/unlock detector detects whether the wobble signals exist...
|
|
|
6683501 |
High speed digitally voltage controlled oscillator
A high-speed digitally voltage controlled oscillator with 1/N phase resolution, having a load counter, 1/N phase difference generator, a multiplexor, a clock selector, and a load controller. The...
|
|
|
6680653 |
VCO tuning curve compensated charge pump current synthesizer
A system provided for controlling an output frequency of a voltage controlled oscillator relative to a reference frequency. A method includes the steps of detecting a phase error between a divided...
|
|
|
6678012 |
LNB drift search system for DBS products
The present invention concerns a digital signal tuning apparatus which includes an offset frequency correction system. In the offset frequency correction system, searching for an offset signal...
|
|
|
6670854 |
Fractional-N frequency synthesizer and method of operating the same
A fractional-N frequency synthesizer is offered which does not produce spurious signals of periodically conspicuous spectral intensities and can cancel produced spurious signals up to a practical...
|
|
|
6670853 |
Data recovery circuit and method thereof
A data recovery circuit and a method thereof, which are capable of reducing locking time and jitter, are provided. The data recovery circuit includes a frequency-locked loop, a locking detector, a...
|
|
|
6671316 |
Three state pulse width modulation code
A DC balanced, single bit manipulation method and system for encoding a serial data stream having a plurality of low and high bits includes generating a pulse stream. The serial data stream is to...
|
|
|
6670852 |
Oscillator tuning method
An apparatus comprising an output circuit and a control circuit. The output circuit may be configured to generate an output signal oscillating at a frequency in response to a control signal. The...
|
|
|
6670855 |
PLL device with plural phase comparators
In a PLL device with a plurality of phase comparators, when one phase comparator has reached a locked state, this phase comparator is allowed to keep on delivering an output, while outputs of the...
|
|
|
6667662 |
Oscillator circuit of internal power generator circuit and control method thereof
An oscillator circuit which generates an oscillator signal that ensures the generation of a stable internal supply voltage. The oscillator circuit has a periodic circuit which includes a switch...
|
|
|
6664859 |
State machine based phase-lock-loop for USB clock recovery
A single mode state machine for recovering the Universal Serial Bus (USB) clock from the USB. The claimed state machine running at 4X speed includes only five states and generates a 1X speed clock....
|
|
|
6661359 |
Device and method for generating synchronous numeric signals
A device for generating synchronous numeric signals, including a reference generating device supplying a reference signal and a first timing signal, both having a reference frequency; and a timed...
|
|
|
6661292 |
Apparatus and method for demodulating a radio data system (RDS) signal
To demodulate the RDS signal, the stereo-multiplex signal is multiplied in a first branch by the in-phase component of an oscillator filtered by a low-pass filter while decimated in its sampling...
|
|
|
6661291 |
Fractional and rapid response frequency synthesizer, and corresponding frequency synthesizing method
The present invention relates a frequency synthesizer comprising in a phase-locked loop: a phase-frequency comparator ( 16 ) connected to a reference frequency source ( 20 ), at least a...
|
|
|
6661294 |
Phase-locked loop circuit
A phase error signal indicating a most recent phase difference between an input clock signal and a feed-back signal is produced in a phase comparing unit. Also, the phase difference of the phase...
|