|
Match
|
Document |
Document Title |
|
|
7279990 |
Sigma-delta modulator for PLL circuits
A sigma-delta modulator for generating a modulation signal that modulates a frequency division ratio of a comparator/frequency divider of a PLL circuit. Series-connected integrators accumulate an...
|
|
|
7279992 |
Circuit for detecting phase errors and generating control signals and PLL using the same
A circuit for detecting phase errors and generating control signals includes a digital phase detector and a digital filter. The digital phase detector receives an input signal and a reference...
|
|
|
7276978 |
Phase locked loop comprising a sigma-delta modulator
The invention is directed to a phase locked loop with a ΣΔ modulator. A multimodulus divider in the feedback path of the PLL is actuated by the ΣΔ modulator. The latter has a design which can...
|
|
|
7274229 |
Coarse tuning for fractional-N synthesizers
An improved coarse tuning process for fractional-N frequency synthesizers is provided. In general, a coarse tuning circuit controls a phase lock loop (PLL) of a frequency synthesizer such that the...
|
|
|
7271664 |
Phase locked loop circuit
A phase locked loop circuit (PLL) has a reference terminal for receiving a reference signal and an output terminal for providing an output signal. The PLL comprises a phase comparator having first...
|
|
|
7268632 |
Structure and method for providing gate leakage isolation locally within analog circuits
A loop filter for a phase-locked-loop is provided, comprising a set of capacitor banks coupled in parallel to form the loop filter, and a detection circuit for identifying and isolating defective...
|
|
|
7268629 |
System and method for lock detection of a phase-locked loop circuit
Systems and methods for detecting phase-locked loop circuit lock. In particular, a lock detector configured to detect PLL stability for a user-defined period of time prior to asserting a...
|
|
|
7265633 |
Open loop bandwidth test architecture and method for phase locked loop (PLL)
A phase locked loop (PLL) can include a test loop filter ( 100 ) that generates a control voltage (V CTRL ) for input to a voltage controlled oscillator (VCO). In a test mode, a control voltage can...
|
|
|
7265634 |
System and method for phase-locked loop initialization
Devices, methods, and systems for initializing a phased-lock loop (PLL) circuit which prevents or reduces the occurrences of voltage-controlled oscillator (VCO) frequency exceeding a divider's...
|
|
|
7265636 |
Method of correcting the phase difference between two input signals of a phase-locked loop and associated device
A method for correcting the phase difference between two input signals of a phase-locked loop may include a charge pump connected to a filter. Prior to the occurrence of the first of the two input...
|
|
|
7262669 |
Control circuit for refresh oscillator
The present invention relates to a circuit for controlling a refresh oscillator, and more specifically, to a circuit for controlling a refresh oscillator, wherein refresh characteristics can be...
|
|
|
7262725 |
Digital expander for generating multiple analog control signals particularly useful for controlling an oscillator
An exemplary PLL circuit includes a VCO responsive to a plurality of sub-varactor control signals. A digital loop filter for the PLL digitally generates a varactor control word, which is digitally...
|
|
|
7259633 |
Frequency synthesizer with loop filter calibration for bandwidth control
According to one exemplary embodiment, a frequency synthesizer module includes a loop filter, where the loop filter includes a capacitor having a first terminal and a second terminal. The frequency...
|
|
|
7259635 |
Arbitrary frequency signal generator
The present invention is based on the objective of constructing a PLL as arbitrary frequency generator for frequency multiplication purposes without utilizing a VCO. The invention shows a solution...
|
|
|
7257183 |
Digital clock recovery circuit
A clock recovery circuit includes a sampler for sampling a data signal. Logic determines whether a data edge lags or precedes a clock edge which drives the sampler, and provides early and late...
|
|
|
7253691 |
PLL clock generator circuit and clock generation method
A clock generator circuit is provided wherein a comparison clock signal is generated by comparing a standard clock signal and an operating clock signal. The comparison clock signal is converted...
|
|
|
7253692 |
Phase locked loop
The invention is directed to a phase locked loop. The phase locked loop comprises a variable frequency divider for performing a fraction frequency division by switching a dividing value having an...
|
|
|
7250822 |
Clock oscillator
An oscillator circuit and a method of generating an oscillating signal are disclosed. An oscillator comprises a first flip-flop and a second flip-flop coupled with the first flip-flop to provide an...
|
|
|
7248121 |
Variable lock-in circuit for phase-locked loops
The variable lock-in circuits basically include a sensor, triggering transistors, current mirror, current source, an N-bit triggering circuit array, and a feedback line. If the sensing voltage does...
|
|
|
7248122 |
Method and apparatus for generating a serial clock without a PLL
A clock circuit for outputting serial data without using a PLL is described. The clock is a VCO designed to start at a frequency that is slightly higher than necessary to preserve the data. The...
|
|
|
7248123 |
Phase locked loop with floating capacitor boost circuit
Charge from a charge pump of a PLL is dumped to a loop filter of the PLL. The dumped charge is temporarily stored in a capacitor, between the charge pump and the loop filter. A voltage of the...
|
|
|
7242229 |
Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode
A PLL circuit is described. The PLL circuit includes: a signal generator and at least one divider coupled to the signal generator, where the at least one divider is programmable in user mode. In...
|
|
|
7242255 |
Method and apparatus for minimizing phase error and jitter in a phase-locked loop
An apparatus that minimizes phase error and jitter in a phase-locked loop. The apparatus includes a phase/frequency detector, a charge pump, a loop filter, a voltage-controlled oscillator, and a...
|
|
|
7236057 |
Spread spectrum clock generator
A clock signal generator varies a frequency of a digital clock over a selected range of frequencies. The generator employs a divider for lowering a frequency of a clock signal. A counter increments...
|
|
|
7218176 |
Digital phase-locked loop circuit
A digital phase-locked loop circuit includes a counter for outputting a count value corresponding to an output frequency outputted by a voltage controlled oscillator in response to a control...
|
|
|
7209008 |
Multiple output phase-locked loop (PLL) using a single voltage controlled oscillator (VCO)
Phase-locked loop (PLL) methods and apparatus are described for generating multiple output clocks synchronized to different frequencies of multiple input signals, wherein the multiple-output PLL...
|
|
|
7205852 |
Method and apparatus for acquiring a frequency without a reference clock
A clock and data recovery system acquires a clock embedded in an input data stream by detecting the occurrence of transitions in the input data stream falling into a predetermined phase zone of a...
|
|
|
7202750 |
Controllable phase locked loop via adjustable delay and method for producing an output oscillation for use therewith
A phase locked loop circuit is implemented with difference detection module that produces a difference signal based on at least one of phase difference and frequency difference between a reference...
|
|
|
7203260 |
Tracked 3X oversampling receiver
A method of receiving data, in accordance with an embodiment of the present invention, includes the acts of generating a data sampling clock signal and comparing a received clock signal to the data...
|
|
|
7196587 |
Waveform lineariser
An improved apparatus and method of generating swept frequency waveforms in the field of digital lineariser technology, using a phase-locked loop frequency synthesiser, is provided. Preferably, a...
|
|
|
7183861 |
Circuits and methods for detecting phase lock
In a phase-locked loop circuit including a lock detection function, the phase-locked loop circuit includes a lock detection circuit. The lock detection circuit includes a lock-window-entry...
|
|
|
7183860 |
Gain calibration of a digital controlled oscillator
A novel apparatus for and a method of estimating, calibrating and tracking in real-time the gain of a radio frequency (RF) digitally controlled oscillator (DCO) in an all-digital phase locked loop...
|
|
|
7180375 |
PLL circuit
A PLL circuit comprises a phase comparator for comparing phases between a reference signal and an internal signal and outputting a phase difference signal according to a phase difference...
|
|
|
7173493 |
Range controller circuit and method
A range controller circuit has a master counter with a recovered clock input. A sampled counter has a reference clock input. A link fault indicator logic is coupled to an output of the master...
|
|
|
7164322 |
Establishing a tuning signal window for use in centering a multi-band voltage controlled oscillator
A technique for establishing a tuning signal window for a multi-band VCO involves setting the tuning signal window to an initial size, preferably a relatively small size, and determining whether...
|
|
|
7161435 |
Feedback control circuit
The output amplitude of a variable gain amplifier is compared with a reference value by a differential amplifier. When the amplitude is less than the reference value, the gain of the variable gain...
|
|
|
7161437 |
Voltage-controlled oscillator and quadrature modulator
A ring oscillator of an even number of stages of inverting/summing amplifiers that adds, to an input of each of the amplifiers, a signal from one such of the amplifiers as to be distant by an even...
|
|
|
7157978 |
Method and system for a lock detector for a phase-locked loop
A lock detector receives a feedback signal from a phase-locked loop and a reference signal. The lock detector includes a first generator for receiving the reference and feedback signals, and for...
|
|
|
7148757 |
Charge pump-based PLL having dynamic loop gain
A charge pump-based PLL dynamically controls loop gain in response to the frequency of an input signal. The loop gain is dynamically adjusted by varying the bias current of the charge pump circuit...
|
|
|
7148759 |
Phase-locked loop circuit
A PLL circuit comprising a loop filter with at least a first and a second bandwith is provided. The first bandwith of the loop filter is determined by a first network of circuit components and used...
|
|
|
7148753 |
Method and apparatus for generating a clock signal in holdover mode
A first phase-locked loop circuit that includes a crystal oscillator, receives a reference clock signal and supplies a first phase-locked loop output signal based on the reference clock during...
|
|
|
7145399 |
Type-II all-digital phase-locked loop (PLL)
System and method for providing type-II (and higher order) phase-locked loops (PLLs) with a fast signal acquisition mode. A preferred embodiment comprises a loop filter with a proportional loop...
|
|
|
7145398 |
Coarse frequency detector system and method thereof
An improved coarse frequency detector includes a first storage device responsive to a data signal and a sub-multiple of a clock signal for detecting a first transition in the data signal during a...
|
|
|
7142063 |
Two-point modulator comprising a PLL circuit and a simplified digital pre-filtering system
A two-point modulator includes a PLL circuit and a simplified digital pre-filtering system. The two-point modulator includes a first circuit path for impressing an analog modulation signal into a...
|
|
|
7139210 |
Synchronous semiconductor memory device for reducing power consumption
A semiconductor memory device capable of reducing power consumption by employing a DLL drive controller. The semiconductor memory device includes: an idle state detector for detecting an idle state...
|
|
|
7135933 |
System for adjusting frequency of electrical output pulses derived from an oscillator
A system for setting and adjusting a frequency of electrical output pulses derived from an oscillator in a network is disclosed. The system comprises an accumulator module configured to receive...
|
|
|
7132895 |
Digitally-controlled oscillator
A digitally-controlled oscillator comprises an input for the supply of a digital input word, an adder, a stable local oscillator and a delay circuit, comprising a delay stage with a number of...
|
|
|
7129793 |
Device for calibrating the frequency of an oscillator, phase looked loop circuit comprising said calibration device and related frequency calibration method
A device calibrates the frequency of an oscillator. The oscillator has first and second inputs and generates an output frequency responsive to a first voltage signal at the first input. The...
|
|
|
7129789 |
Fast locking method and apparatus for frequency synthesis
A fast-locking apparatus and method for frequency synthesis. A transition detector receives a first pulse signal indicative that the phase of an input signal leads that of a reference signal,...
|
|
|
7129763 |
Adjusting power consumption of digital circuitry by generating frequency error representing error in propagation delay
A method and apparatus is disclosed for adjusting at least one of a supply voltage and a clocking frequency applied to digital circuitry of a computing device, wherein the digital circuitry...
|