|
Match
|
Document |
Document Title |
|
|
5594391 |
N-stage ring connected voltage controlled oscillator
A VCO includes an oscillator and a controller for controlling the operation of the oscillator. The oscillator is formed by connecting odd number of stages of delay circuits in a ring form. The...
|
|
|
5592129 |
High resolution, large multiplication factor digitally-controlled frequency multiplier
A frequency multiplier circuit generates an supplemental high-frequency timing signal from a single, low-frequency current-controlled oscillator (CCO). The current-controlled oscillator (CCO)...
|
|
|
5592125 |
Modified bang-bang phase detector with ternary output
A phase detector is described. The phase detector receives a data signal from an external circuit. The phase detector generates a first signal when a transition edge of the clock signal occurs...
|
|
|
5592110 |
Phase comparison circuit for maintaining a stable phase locked loop circuit in the absence of the pulse of an input signal
A phase comparison circuit used in a phase locked loop circuit which realizes a stable phase locked loop circuit without changing the output frequency of a voltage-controlled oscillator, even if an...
|
|
|
5583466 |
Reference oscillator controlling device in very small aperture terminal
A reference oscillator controlling device in a Very Small Aperture Terminal (VSAT) for low speed data makes a relatively unstable reference oscillator into a precise reference oscillator by...
|
|
|
5581214 |
Phase-locked loop circuit
A timing generating circuit (9) receives a reference signal (f REF ) and an operation control signal (S 0 ) as inputs and outputs a generation control signal (S 1 ). The generation control signal...
|
|
|
5578968 |
Frequency converter, multistage frequency converter and frequency synthesizer utilizing them
A frequency synthesizer includes a phase detector for comparing a reference frequency with a feedback frequency, a filter connected to the phase detector for permitting the passage of low frequency...
|
|
|
5577086 |
Clock signal generation circuit capable of operating at high speed with high frequency
A clock signal generation circuit performs a stable operation with respect to both a high frequency input clock signal and a sufficient low frequency testing clock signal. The circuit includes a...
|
|
|
5576664 |
Discrete time digital phase locked loop
A communication receiver (100) employs a discrete time digital phase locked loop (142) for maintaining a generated signal (144) locked to a reference signal (136). The discrete time digital phase...
|
|
|
5574407 |
Phase lock loop with error consistency detector
A phase detector of a phase-lock-loop circuit measures a phase error between an output signal of an oscillator and a synchronizing signal. When a difference between the phase error that is measured...
|
|
|
5572167 |
Method and apparatus for a phase-locked loop circuit with holdover mode
A phase-looked loop circuit with holdover mode is formed utilizing a primary and secondary phase-locked loop circuits. Each loop circuit comprises a phase detector, loop filter, VCXO and frequency...
|
|
|
5572168 |
Frequency synthesizer having dual phase locked loops
A frequency synthesizer circuit for the front end of an RF system. The frequency synthesizer uses two pulse-swallow phase-locked loops in a synthesizer architecture that produces an output...
|
|
|
5568097 |
Ultra high availability clock chip
A single reliable clock source that can be shared by all cards in a multiple card assembly. The clock delivers synchronous clock signals, so that there is no longer a need to provide crystal...
|
|
|
5563535 |
Direct digital frequency synthesizer using sigma-delta techniques
A direct digital synthesizer (DDS) for generating a waveform generates a sequence of n-bit phase signals representing phase of the waveform, wherein n is an integer greater than zero. Each n-bit...
|
|
|
5561400 |
Oscillator unit
An electrical circuit for reliably starting the oscillation of an oscillator comprising a cylindrical piezoelectric body on which an exciting electrode, a feedback electrode which causes an...
|
|
|
5557648 |
Phase lock loop circuit using a sample and hold switch circuit
A phase lock loop circuit that can be formed into a full monolithic integrated circuit without an external component part, and that can maintain the phase locked state even for a consecutive...
|
|
|
5552733 |
Precise and agile timing signal generator based on a retriggered oscillator
A timing signal generator produces a timing signal having one or more pulses of adjustable phase relative to pulses of a stable reference clock. The timing signal generator employs a low jitter...
|
|
|
5552748 |
Digitally-tuned oscillator including a self-calibrating RC oscillator circuit
A digitally-tuned oscillator (DTO) includes a digital-to-analog converter (DAC) and an RC oscillator. The RC oscillator includes an RC circuit for forming a time constant equal to the RC product....
|
|
|
5550515 |
Multiphase clock synthesizer having a plurality of phase shifted inputs to a plurality of phase comparators in a phase locked loop
A phase-locked loop wherein the output signal is effectively sampled at an increased rate from conventional phase-locked loops, allowing for a greater increase in the ratio of the output frequency...
|
|
|
5550514 |
Digital controlled xtal osc
An unlimited number of steps or increments of given size are obtained in a delay line for phase alignment of, for instance, the signal from a crystal oscillator by momentarily switching between two...
|
|
|
5548249 |
Clock generator and method for generating a clock
The clock generator of this invention includes: an input shutoff control circuit for receiving a base clock and a reference clock and outputting a first signal and a second signal in response to a...
|
|
|
5548250 |
Low power phase lock loop clocking circuit for battery powered systems
According to the present invention, a PLL circuit is designed to include an active mode, a sleep mode and an idle mode. In the idle mode, the PLL draws substantially less power than that in the...
|
|
|
5546433 |
Digital phase lock loop having frequency offset cancellation circuitry
A phase-lock loop (PLL) circuit can be locked on to a synthesizer frequency without decreasing the available range of the frequency differences which the PLL circuit can accommodate during a data...
|
|
|
5546052 |
Phase locked loop circuit with phase/frequency detector which eliminates dead zones
A phase locked loop circuit is provided which includes a phase/frequency detector which uses a divider circuit and feedback from a clock distribution tree to generate INC and DEC pulses which do...
|
|
|
5546434 |
Dual edge adjusting digital phase-locked loop having one-half reference clock jitter
A digital phase-locked loop having a jitter limited to one-half of a period of the reference clock comprises a generator circuit and a control circuit. The input clock is defined by a plurality of...
|
|
|
5541556 |
Clock recovery circuit for serial digital video
A control circuit for use with a phase locked loop in a digital video receiver. The digital receiver accepts a serial digital input signal which can comprise composite or component video signals....
|
|
|
5539357 |
Phase locked loop
PLL apparatus for generating an oscillatory signal phase locked to a component of a further signal comprises a variable oscillator for generating the oscillatory signal and a source of the further...
|
|
|
5534823 |
Phase locked loop (PLL) circuit having variable loop filter for shortened locking time
Disclosed herein is A-phase-locked-loop PLL circuit including a voltage controlled oscillator (VCD) controlled in oscillation frequency by a control voltage, a divider dividing in frequency an...
|
|
|
5534822 |
Parallel phase-locked loop oscillator circuits with average frequency calculation of input stage loop
A phase-locked oscillator circuit with a broad pull-in frequency range generates a stable output signal synchronized to the phase of an input signal. An input-stage phase-locking circuit wherein...
|
|
|
5528198 |
Clock signal extraction apparatus using VCO having plurality of selectable phase shifted outputs
A plurality of clock signals at an identical frequency but with different phases are oscillated by a voltage-controlled oscillator beforehand, and selection is made of one of the clock signals...
|
|
|
5525932 |
Lock indicator for phase locked loop circuit
A phase locked loop circuit which includes a phase/frequency detector which uses a divider circuit and feedback from a clock distribution tree to generate INC and DEC pulses which have no "dead...
|
|
|
5523724 |
Fast recovering charge pump for controlling a VCO in a low power clocking circuit
A low power clocking circuit includes a crystal oscillator for generating a digital signal having a first frequency. The first frequency is relatively slow which allows the crystal oscillator to...
|
|
|
5517155 |
Phase locked loop having digitally controlled oscillator and pulse signal generator
A digitally-controlled phase-locked loop oscillating circuit includes a signal period detector which detects the period of an input signal. A control data generator generates control data based on...
|
|
|
5517535 |
Numerically controlled oscillator with complex exponential outputs using recursion technique
A numerically controlled oscillator that outputs a complex exponential value (sine and cosine). The numerically controlled oscillator inputs a scalar phase increment and uses the scalar phase...
|
|
|
5515302 |
Method for identifying excessive power consumption sites within a circuit
A method for minimizing power consumption in a circuit is accomplished by identifying, based on the test parameters and topology information for the circuit, potential excessive power consuming...
|
|
|
5512860 |
Clock recovery phase locked loop control using clock difference detection and forced low frequency startup
A method of generating output clock pulses using a phase locked loop which includes a voltage controlled oscillator (VCO) is comprised of providing a sequence of data pulses and a sequence of...
|
|
|
5511101 |
Phase-locked loop synthesizer
To provide stable oscillation frequencies at small step intervals even with a high reference frequency, a PLL circuit of the present invention includes variable frequency oscillation means for...
|
|
|
5506530 |
Method for promoting activation of a phase-locked loop and corresponding loop
The phase-locked loop includes means (3) for generating an internal signal (SIN) drawn from the output signal of the voltage-controlled oscillator (2), and a phase comparator (4) able to compare...
|
|
|
5506531 |
Phase locked loop circuit providing increase locking operation speed using an unlock detector
A phase locked loop circuit comprising a first counter for dividing a reference frequency at a division ratio predetermined or determined by an input unit, a second counter for dividing a frequency...
|
|
|
5506529 |
Adjustable frequency synthesizer
A phase-locked loop frequency synthesizer with adjustable frequency has blanking circuits to remove a predetermined number of pulses per second from a signal applied to an associated frequency...
|
|
|
5504790 |
Digital data phase detector
A digital phase detector that stores four sequential digital samples in a shift register. The contents of the shift register is evaluated at one half the clock frequency which generated the digital...
|
|
|
5500627 |
Precision duty cycle phase lock loop
An up/down counter within a phase locked loop is gated to count high frequency clock pulses during the first cycle of the input signal. Upon detection of a transition in the input signal indicating...
|
|
|
5498998 |
Method for adjusting the output frequency of a frequency synthesizer
Adjustment of the output frequency of a frequency synthesizer can be optimized in the following manner. Once a frequency adjustment request is detected, which indicates a selected frequency, a...
|
|
|
5497126 |
Phase synchronization circuit and method therefor for a phase locked loop
An improved phase synchronization circuit (301) and method therefor for a phase locked loop (300). Each of a divided reference frequency signal (206) and a feedback signal (209) is held in a...
|
|
|
5495206 |
Fractional N frequency synthesis with residual error correction and method thereof
A frequency synthesizer (107) utilizes a variable oscillator (114) the output of which is used as the frequency synthesizer output (115) and is fed to a digital divider (108). The output of the...
|
|
|
5495205 |
Digital controlled oscillator and method thereof
A digital controlled oscillator (14) generates an oscillator clock that is phase locked to a reference clock. A control circuit (12) generates a reset signal from the reference clock that sets the...
|
|
|
5493256 |
Phase locked signal generator to produce a clock signal in phase with a trigger
A phase-locked signal generator which performs phase-locked control of the output of a triangular-wave VCO when a trigger signal is not inputted, and which performs, when the trigger signal is...
|
|
|
5487093 |
Autoranging digital analog phase locked loop
An autoranging digital/analog (D/A) phase locked loop (PLL) 10 includes a frequency discriminator circuit 12 connected to a shift register 14. Shift register 14 is connected to a voltage controlled...
|
|
|
5486792 |
Method and apparatus for calculating a divider in a digital phase lock loop
A digital phase lock loop (DPLL) (10) includes a first comparator (12), a second comparator (14), a third comparator (16), and adjuster (18), feedback divider (20), a threshold unit (21), a digital...
|
|
|
5485125 |
Phase-locked oscillator arrangement
A phase-locked variable frequency oscillator arrangement includes a voltage controlled oscillator (VCO) which is controlled by a control signal produced by charging or discharging of a capacitor in...
|