|
Match
|
Document |
Document Title |
|
|
7558340 |
VSB receiver and carrier recovery apparatus thereof
There are provided a VSB receiver and a carrier recovery apparatus thereof, in which a carrier is recovered using a VSB modulated signal. In the VSB receiver, a digital processing part selects a...
|
|
|
7535976 |
Apparatus and method for integration of tuner functions in a digital receiver
A receiver to process a RF input signal having a plurality of channels includes a direct down conversion circuit, a demodulation circuit, and a local oscillator circuit. The direct down conversion...
|
|
|
7463692 |
Device and method for symbol clock recovery in digital television
A device and method for a symbol recovery in a digital television are disclosed. The device includes a symbol clock recovery device includes a remained phase error remover operating a digital...
|
|
|
7457375 |
Timing extractor, timing extraction method, and demodulator having the timing extractor
In a timing component extractor for a digital modulated signal, a frequency converting section 30 receives a complex baseband signal having a symbol rate fs and formed from an I signal and a Q...
|
|
|
7342986 |
Digital PLL device
A phase-locked-loop device includes a clock generator for generating a reference clock based on a binarized playback signal and a frequency of run-length data and for generating N-phase clocks...
|
|
|
7336732 |
Carrier frequency detection for signal acquisition
A carrier frequency in a filtered received M-ary phase-shift keyed (MPSK) modulated signal having in-phase and quadrature components is detected by processing the filtered received signal to remove...
|
|
|
7277502 |
Carrier recovery apparatus
A carrier recovery apparatus capable of detecting a phase error of modulation signal by a simple calculation, reducing the circuit scale, and improving the frequency capture characteristic and...
|
|
|
7263139 |
Phase correction for a phase modulated signal with mutually interfering symbols
A circuit and method for correcting phase of a received phase modulated (PM) signal. The method uses k most recently received data bits, which alternate between in-phase I and quadrature Q bits, as...
|
|
|
7248664 |
Timesliced discrete-time phase locked loop
A time-sliced discrete-time Phase Locked Loop which is suitable for simultaneously synchronizing multiple input signals to multiple output signals is provided by implementing a discrete-time phase...
|
|
|
7233632 |
Symbol timing correction for a phase modulated signal with mutually interfering symbols
A circuit and method for correcting timing of a received phase modulated signal. The method uses k most recently received data bits as an address for a lookup table 60 . The lookup table includes...
|
|
|
7187727 |
Clock and data recovery circuit and clock control method
To provide a clock and data recovery circuit which facilitates alteration of the frequency range and adjustment of characteristics. The clock and data recovery circuit includes a phase shift...
|
|
|
RE38876 |
System for, and method of, processing quadrature amplitude modulated signals
Analog signals encoded with quadrature amplitude modulation (QAM) pass through a coaxial cable at a particular baud rate. These signals have a carrier frequency individual to the TV station being...
|
|
|
6940923 |
Demodulating device, broadcasting system, and semiconductor device
A demodulating device capable of high-efficiency, high-accuracy phase noise correction control and improved in quality and reliability. A digital signal generating portion synchronously detects a...
|
|
|
6937684 |
Phase discriminator with a phase compensation circuit
A differential phase discriminator includes a phase compensation circuit to compensate for timing drift and error for recovering timing information in a digital phase lock loop. The differential...
|
|
|
6861900 |
Fast timing acquisition for multiple radio terminals
A method and apparatus are provided that performs timing acquisition for multiple radio terminals. According to one aspect of the present invention the invention includes receiving a sequence of...
|
|
|
6781447 |
Multi-pass phase tracking loop with rewind of current waveform in digital communication systems
A demodulator demodulates a modulated signal waveform in a data communication system. A phase tracking loop tracks the phase of said modulated signal waveform and having an inner block decoder...
|
|
|
6731698 |
Quadrature demodulation circuit capable for canceling offset
When a clock reproduction circuit ( 6 ) is locked, a phase comparator ( 9 ) detects a level difference ΔE between a zero crossing point and a true 0 level. The level difference ΔE represents an...
|
|
|
6727772 |
Method and system for synchronizing a quadrature amplitude modulation demodulator
In some embodiments of the present invention, there is a system and method of synchronizing a QAM demodulator by determining a phase offset error value between an actual phase shift of a received...
|
|
|
6717462 |
QPSK and 16 QAM self-generating synchronous direct downconversion demodulator
A system for recovering and demodulating a carrier includes a carrier recovery loop and a data detector. The carrier recovery loop receives the carrier as an input and produces a recovered carrier...
|
|
|
6683493 |
Timing reproducing device and demodulator
In-phase and orthogonal components of a base band signal having a preamble symbol are squared to obtain squared in-phase orthogonal components. Amount of correlation is obtained between the squared...
|
|
|
6614841 |
Signal processing apparatus
A reproduced signal is adaptively equalized in an adaptive equalizer after going through an AD converter. The AD converter, the adaptive equalizer, a phase error detector, a phase shifter, a DA...
|
|
|
6522703 |
Estimating frequency offset to demodulate a packet of phase-modulated symbols
The invention relates to a method of estimating the frequency offset of a packet of phase modulated symbols received with phase error, the method comprising: applying a phase correction to the...
|
|
|
6433630 |
Phase shifter, and demodulator employing it
In a demodulator, a local oscillator 7 feeds a local oscillation signal having a frequency of f/n to a phase shifter 8 . In the phase shifter 8 , all-pass filters 9 and 10 produce two...
|
|
|
6415004 |
Phase detector, timing recovery device using the same, and a demodulator using the timing recovery device
In the present invention, the amplitude subtracting type of phase detector of the timing recovery section outputs a difference γ i of a synthesized amplitude deviation at ½ of a symbol time. The...
|
|
|
6411658 |
Demodulation device
A demodulation device having a demodulating circuit that conducts the primary demodulation of received modulation wave, and a carrier recovery circuit that regenerates a carrier from demodulation...
|
|
|
6408036 |
Detection circuits
In a detection circuit for ASK or OOK modulation, the received modulated signal is ac coupled to a dc restoration circuit and amplified. The dc restoration is carried out on signal peaks...
|
|
|
6363124 |
Phase-noise compensated digital communication receiver and method therefor
A phase-noise compensated digital communication receiver ( 40, 40′, 40″ ) includes a carrier tracking loop ( 56 ) which imposes a transport delay on a carrier tracking loop signal ( 60 ) before...
|
|
|
6356599 |
AFC device and method of controlling reception frequency in a dual-mode terminal
An AFC (Automatic Frequency Control) device and a method of controlling reception frequency in a dual-mode terminal. When a dual-mode terminal uses one or two AFC devices, the time required for...
|
|
|
6307898 |
Phase error detector
A phase error detector in a digital demodulator estimates phase error by dividing the difference between an in-phase demodulated signal and the transmitted data values included in the in-phase...
|
|
|
6285721 |
Method for assisting simple synchronization to the carrier of a dispersed-energy QPSK signal
A method for simple synchronization of a receiving device to a transmitting device for a transmission of a dispersed-energy QPSK signal. The signal is composed at the transmitting end of two mixed...
|
|
|
6282249 |
Satellite receiver
Proposed is a switchable loop filter structure which allows a dual mode operation. A low bandwidth mode is used during acquisition of a channel. In case of high rate reception the low bandwidth...
|
|
|
6278746 |
Timing recovery loop circuit in a receiver of a modem
A method and apparatus for timing recovery in modem receivers. The timing recovery circuit includes a voltage controlled oscillator for controlling the voltage controlled sampling frequency of an...
|
|
|
6201447 |
Phase synchronization circuit with units for setting sweep frequency and control voltage
Improved phase synchronization circuits shorten the length of the synchronization pull-in time. The phase synchronization circuit according to the first invention changes the free-running frequency...
|
|
|
6195400 |
Two-mode demodulating apparatus
A two-mode demodulating apparatus for use in a radio terminal in a mobile communication system has a linear reception demodulating circuit and a non-linear reception demodulating circuit which can...
|
|
|
6181750 |
Apparatus for estimating the frequency difference existing between the carrier frequency of a digital signal and the frequency of a receiver local oscillator
An apparatus estimates the frequency difference existing between the carrier frequency of a received digital signal and the frequency of a signal from a local oscillator contained in a receiver of...
|
|
|
6163276 |
System for remote data collection
A remote data collection system for collecting usage data from an endpoint includes a monitoring module coupled to the endpoint, the monitoring module having a wireless transmitter to transmit the...
|
|
|
6163208 |
One bit digital phase shift keyed carrier recovery and demodulator circuit
A phase shift keyed carrier recovery and demodulator circuit which includes a phase detector and subsequent feedback control loop circuitry which maintains an initial phase relationship. By...
|
|
|
6154512 |
Digital phase lock loop with control for enabling and disabling synchronization
The invention relates to methods and apparatus for synchronizing a local data clock with timing information from received data, during a fraction of a frame period. The apparatus includes a...
|
|
|
6147560 |
Method and device relating to supervision and control of an oscillator signal
The present invention relates to methods and devices for such control and supervision of an oscillator signal from a controllable oscillator that is done mainly to control the frequency variation...
|
|
|
6140869 |
Device for demodulating a binary phase-shift keyed signal
A device for demodulating a binary signal having a predetermined carrier frequency and phase-modulated by encoded pulses. The device includes a phase-locked loop circuit having a phase comparator...
|
|
|
6127884 |
Differentiate and multiply based timing recovery in a quadrature demodulator
A differentiate and multiply based timing recovery in a quadrature demodulator. A quadrature-modulated signal is received and demodulated by quadrature mixing the received modulated signal with a...
|
|
|
6115432 |
High-frequency signal receiving apparatus
A high frequency signal receiving apparatus comprises a microcomputer, coupled to a control terminal of PLL circuit, interface circuit of demodulating section and to a control terminal of decoding...
|
|
|
6104237 |
Method for estimating phase in demodulator
A signal from a local oscillator is separated by a 90° phase sifter into an in-phase component and an orthogonal component. Each of the components is multiplied by a received IF signal in a mixer...
|
|
|
6081572 |
Lock-in aid frequency detector
Circuit and method for generating a signal for use in locking a second signal on a first signal. The first and second signals have an associated frequency. A first beat note signal and a second...
|
|
|
6075408 |
OQPSK phase and timing detection
A method and an apparatus for generating an error estimate as input for an error recovery loop of a demodulator which receives an offset quadrature phase shift keyed (OQPSK) signal having a symbol...
|
|
|
6031428 |
Steered frequency phase locked loop
A Steered Frequency Phase Lock Loop (SFPLL) comprises a phase loop that functions like a normal phase locked loop (PLL) and locks to the input signal, and a frequency loop that uses a reference...
|
|
|
6009126 |
Zero-IF receiver
Known is a zero intermediate frequency receiver or zero-IF receiver in which DC-offset correction is done in the I- and Q-paths, after mixing down of the received RF-signal or of an IF-signal. Such...
|
|
|
6008692 |
Carrier wave synchronization for multi-level two-dimensional modulation alphabets
In a method for realizing carrier wave synchronization in the receptio of a multi-level, two-dimensional modulation signal, the received signal is demodulated by using at least one local oscillator...
|
|
|
5982200 |
Costas loop carrier recovery circuit using square-law circuits
By using the two square-law circuits for squaring the common mode and orthogonal components of the carrier wave and by using the multiplying circuit for multiplying these squared signals, the...
|
|
|
5969570 |
Reduced-tap filter in a demodulator
A demodulator with a filter having a reduced number of filter taps without a sacrifice in filter accuracy. The demodulator includes elements that generate a data stream that carries a component of...
|