|
Match
|
Document |
Document Title |
|
|
7612587 |
Semiconductor circuits
Semiconductor circuit capable of selecting a corresponding adjusting parameter to adjust the received signal according to different voltages and frequencies. A voltage detector detects a voltage...
|
|
|
7609095 |
System and method for maintaining device operation during clock signal adjustments
A system and method for seamlessly reprogramming clock frequencies includes a phase locked loop (PLL) that generates CPU and double data rate (DDR) clocks. A crystal is used to generate a reference...
|
|
|
7605617 |
Method for switching a system clock and clock synchronization unit
A clock synchronization unit is provided for an electronic system, particularly for a microprocessor, that includes a first input for a first clock signal, a second input for a second clock signal,...
|
|
|
7586359 |
Signal coupling circuit and method
The invention provides a signal coupling circuit and method for coupling an analog input signal to a processing circuit. The signal coupling circuit includes a number of first coupling units, a...
|
|
|
7586356 |
Glitch free clock multiplexer that uses a delay element to detect a transition-free period in a clock signal
A clock multiplexer circuit uses a delay element to detect a transition-free period in a first signal present on a D-input lead of an output latch. The output latch is then controlled to latch the...
|
|
|
7586338 |
Increasing the availability and redundancy of analog current outputs
There is described a method for increasing an availability and a redundancy of an analog current output as well as an analog current output with increased availability and redundancy. To improve...
|
|
|
7586337 |
Circuit for switching between two clock signals independently of the frequency of the clock signals
A clock switching circuit for switching between plural clock signals includes a selector for outputting a first control signal when a low speed clock is selected by a selection signal with a...
|
|
|
7583129 |
Integrated circuit and method for operating the integrated circuit
An integrated circuit having cascade-connected multiplexers and a precharge unit. The cascade-connected multiplexers each have a plurality of data inputs, a data output, wherein each data input and...
|
|
|
7579895 |
Clock-generator architecture for a programmable-logic-based system on a chip
A programmable system-on-a-chip integrated circuit device comprises at least one of a crystal oscillator circuit, an RC oscillator circuit, and an external oscillator input. A clock conditioning...
|
|
|
7579879 |
Voting scheme for analog signals
A voting scheme for analog signals is described. An analog block is replicated to provide three analog blocks that are designed to have substantially the same analog output based on receiving...
|
|
|
7558357 |
Systems and methods for reducing frequency-offset induced jitter
Methods and apparatus nullify an intrinsic jitter component in a digital clock recovery circuit induced by a time base frequency difference between an incoming data signal and a local...
|
|
|
7554365 |
Glitch-free clock switching circuit
A glitch-free clock switching circuit receives a first clock signal and a second clock signal and outputs a third clock signal corresponding to the first clock signal or a fourth clock signal...
|
|
|
7532043 |
Signal detector output for cable driver applications
The present disclosure relates to a system, apparatus and method for a line driver circuit to generate a signal detect (SD) signal when an invalid data signal is detected at its input. An invalid...
|
|
|
7501872 |
Clock-generator architecture for a programmable-logic-based system on a chip
A programmable system-on-a-chip integrated circuit device comprises at least one of a crystal oscillator circuit, an RC oscillator circuit, and an external oscillator input. A clock conditioning...
|
|
|
7471120 |
Clock switch for generation of multi-frequency clock signal
An improved clock switch in an integrated circuit chip that multiplexes two asynchronous clock signals to generate a multi-frequency clock signal in a manner that avoids glitches on the clock...
|
|
|
7456675 |
Semiconductor integrated circuit device for preventing generation of irregular clock signal
A disclosed semiconductor integrated circuit device includes a selection circuit that is supplied with a first clock signal and a second clock signal, a selection signal, and a switching signal,...
|
|
|
7446588 |
Highly scalable methods and apparatus for multiplexing signals
In a first aspect, a first method is provided that includes providing a plurality of select signals and a plurality of input signals for input by a multiplexer. Each select signal is adapted to...
|
|
|
7436238 |
Integrated voltage switching circuit
An integrated circuit can be switched between operating modes without the need for a dedicated mode selection pin. A circuit for operation at a specified maximum supply voltage comprises first and...
|
|
|
7427881 |
Clock loss detection and switchover circuit
In one aspect, an embodiment provides a clock loss sense and switchover circuit and method in which clock switchover is responsive to loss of a primary signal and to additional switch command...
|
|
|
7423459 |
Clock signal switching device, clock signal switching method, data bus switching device, and data bus switching method
A clock signal switching device includes: a plurality of signal synchronization generation means for generating mask signals and synchronized switching signals; a plurality of clock signal mask...
|
|
|
7411429 |
System and method for clock switching
A system for clock-switching applied in the field of integrated circuits is described. A phase interpolator converts an input clock signal into a clock_A and a clock_B having a phase difference...
|
|
|
7375571 |
Glitch free clock multiplexer that uses a delay element to detect a transition-free period in a clock signal
A clock multiplexer circuit uses a delay element to detect a transition-free period in a first signal present on a D-input lead of an output latch. The output latch is then controlled to latch the...
|
|
|
7339405 |
Clock rate adjustment apparatus and method for adjusting clock rate
A clock rate adjustment apparatus and a method for adjusting a clock rate of a clock for an optical storage system are provided. The clock rate adjustment apparatus comprises an indication...
|
|
|
7336116 |
Clock supply circuit
The clock supply circuit of the present invention comprises a plurality of clock supply paths and a clock gate circuit. The clock supply paths branch a clock signal and supply each of the branched...
|
|
|
7334152 |
Clock switching circuit
A clock switching circuit comprises: a composite clock generation circuit, which is to receive a first clock, a second clock, and a clock switching execution signal for switching between the first...
|
|
|
7321244 |
Clock switching device and clock switching method
A clock switching device capable of automatic switching to a clock distribution system for back-up without interrupting processing of the device, which includes an abnormality detection unit which...
|
|
|
7319345 |
Wide-range multi-phase clock generator
A wide-range multi-phase clock generator having a first clock generating circuit, a frequency divider circuit, and a plurality of multiplexers. The first clock generating circuit generates a...
|
|
|
7315189 |
Retiming circuits for phase-locked loops
Circuits and methods for retiming a frequency-divided clock are provided. A first sampling circuit samples the frequency-divided clock with a rising edge of a sampling clock. A second sampling...
|
|
|
7298179 |
Digital clock switching means
A digital clock switching circuit and method is disclosed and is operable to deadlock-free switch a digital clock source for an integrated circuit. The circuit includes a first finite state machine...
|
|
|
7288979 |
Semiconductor equipment
There is provided a semiconductor integrated circuit in which a source clock (S 101 ) is inputted to a delay circuit ( 3 ), a counter circuit ( 6 ) is operated in response to a delay clock (S 102 )...
|
|
|
7282966 |
Frequency management apparatus, systems, and methods
Apparatus and systems, as well as methods and articles, may operate to select a microprocessor clock frequency responsive to a desired voltage and/or a desired temperature of operation.
|
|
|
7272069 |
Multiple-clock controlled logic signal generating circuit
A multiple-clock controlled logic signal generating circuit is proposed, which is designed for use to generate a logic signal during specified periods with reference to multiple clock signals; and...
|
|
|
7271641 |
Self-repairable semiconductor with analog switching circuit
A self-repairable semiconductor comprises a first device and a replacement device. A switching device selectively swaps the replacement device for the first device when the first device is...
|
|
|
7259598 |
Clock switching circuit
The present invention discloses a clock switching circuit, which comprises: a clock generator, receiving two different clock signals; a logic gate, coupled to an enable-signal generator and an...
|
|
|
7250805 |
Methods for multiplexing
A multiplexer circuit includes a plurality of switched differential amplifier circuits, one of which can be selected at a time. Each switched differential amplifier includes a pair of differential...
|
|
|
7245161 |
Apparatus and method for verifying glitch-free operation of a multiplexer
An apparatus and method for verifying glitch-free operation of a multiplexer are provided. The apparatus includes a circuit having a plurality of flip-flop elements that receive as inputs the...
|
|
|
7221192 |
Voltage access circuit configured for outputting a selected analog voltage signal for testing external to an integrated circuit
Access is provided to internal analog voltage signals on internal analog nodes of an integrated circuit, without distortion of the internal analog voltage signals. An integrated circuit includes a...
|
|
|
7196554 |
Integrated clock supply chip for a memory module, memory module comprising the integrated clock supply chip, and method for operating the memory module under test conditions
An integrated chip has a clock signal input ( 1.1 ) for application of a first clock signal (clk 1 ) and a clock signal output ( 1.2–1.5 ). Moreover, it has a phase locked loop ( 2 ), which, on...
|
|
|
7183831 |
Clock switching circuit
A clock switching circuit suitably adapted to stable switching operation of high-frequency multiphase clock signals. The clock switching circuit receives two clock signals and selectively outputs...
|
|
|
7180336 |
Glitch-free clock switching apparatus
In a clock switching apparatus, a corresponding mask clock signal is generated for at least one of first and second clock signals. A mask clock signal has an interval of a predetermined logical...
|
|
|
7164296 |
Runt-pulse-eliminating multiplexer circuit
A multiplexer circuit for selecting one of first and second input signals based on a first input select signal includes a multiplexer, a control circuit and an enable buffer. The multiplexer...
|
|
|
7126407 |
Method and device for generating a clock signal with predetermined clock signal properties
A method and device for generating a clock signal with predetermined clock signal properties firstly prepare a number of clock signals with an essentially identical frequency and with a...
|
|
|
7123729 |
Dual use of an integrated circuit pin and the switching of signals at said pin
In a signal processing system with an IC having an intrinsic signal provided at a pin of the IC, a first operational function (de-emphasis) for the signal is provided at the pin, and further along...
|
|
|
7123074 |
Method and system for multichannel-isolation-technique multiplexer
A multiplexer is disclosed. The multiplexer comprises a first input and a first channel coupled to the first input. The multiplexer further includes a second input and a second channel coupled to...
|
|
|
7102391 |
Clock-generator architecture for a programmable-logic-based system on a chip
A programmable system-on-a-chip integrated circuit device comprises at least one of a crystal oscillator circuit, an RC oscillator circuit, and an external oscillator input. A clock conditioning...
|
|
|
7099424 |
Clock data recovery with selectable phase control
A clock data recovery (CDR) circuit to recover a clock signal and data signal from an input signal. The CDR circuit includes a control circuit, a select circuit and a phase adjust circuit. The...
|
|
|
7081777 |
Multiple-phase switching circuit
A multiple-phase switching circuit includes an alternative signal generator for generating a plurality of alternative signals according to a switching signal, and a multiplexer for receiving a...
|
|
|
7080276 |
Circuit and method for automatically selecting clock modes
An apparatus comprising a circuit configured to automatically select a clock mode in response to a state of a clock input.
|
|
|
7071738 |
Glitchless clock selection circuit using phase detection switching
A clock selection circuit includes an output multiplexer, control logic, and edge detection logic. The multiplexer includes inputs to receive multiple input clock signals, an output to generate the...
|
|
|
7068080 |
Method and apparatus for reducing power consumption within a logic device
Method and apparatus for reducing power consumption within a logic device is described. A logic device comprises a clock gate and a flip-flop. The clock gate includes a clock enable terminal and a...
|