|
Match
|
Document |
Document Title |
|
|
8120418 |
Large-scale integrated circuit
A large-scale integrated circuit according to the present invention includes a plurality of functional blocks for independently performing a signal processing operation, and a selection controlling...
|
|
|
8116321 |
System and method for routing asynchronous signals
A router, for routing at least one input signal to at least one output, comprises at least one input module and at least one output module. Each of the input and output modules includes at least...
|
|
|
8086989 |
Structure for glitchless clock multiplexer optimized for synchronous and asynchronous clocks
A design structure for a circuit for switching clock signals with logic devices using a glitchless clock multiplexer optimized for synchronous and asynchronous clocks. The design structure...
|
|
|
8060771 |
Glitch-free clock suspend and resume circuit
Circuits and methods to provide a digital clock signal, which can be instantly halted without glitches and then resumes under control of an asynchronous suspend signal with whole width clock pulses...
|
|
|
8026744 |
Clock signal switching device, clock signal switching method, data bus switching device, and data bus switching method
A clock signal switching device includes: a plurality of signal synchronization generation means for generating mask signals and synchronized switching signals; a plurality of clock signal mask...
|
|
|
8014440 |
Frequency adjusting method of a CDR circuit and apparatus thereof
A frequency adjusting method of a CDR circuit and apparatus thereof are provided. The adjusting method is applied to a receiver apparatus connected to an outer apparatus. The outer apparatus, after...
|
|
|
8013637 |
Clock signal selection circuit
There is provided a clock signal selection circuit including: a first AND circuit (AND_A1) outputting a logical product signal of a clock selection signal and a first control signal; a second AND...
|
|
|
8013659 |
Programmable signal routing
A distributed signal multiplexer circuit programmably routes electronic signals. The circuit includes at least two distributor subcircuits. Each distributor subcircuit is configured to connect an...
|
|
|
8008949 |
Clock selection for a communications processor having a sleep mode
A clock selector operative on two clocks operating on different domains and responsive to a SELECT input provides a transition from a first clock to a second clock, and from a second clock to a...
|
|
|
7999598 |
High-voltage-tolerant linear scale-down circuit using low-voltage device
A voltage scale down circuit includes an input node configured to receive a voltage input within an input voltage range. At least two voltage followers are coupled to the input node. The voltage...
|
|
|
7961012 |
Apparatus and method for preventing generation of glitch in a clock switching circuit
An apparatus and for preventing a glitch in a clock switching circuit includes a select signal manager and a clock gate unit. The select signal manager generates a detect change signal, provides...
|
|
|
7952516 |
System and method for coherent frequency switching in DDS architectures
The present invention is directed to an integrated circuit device that includes a primary signal synthesizer configured to generate a free-running first digital frequency signal and at least one...
|
|
|
7948261 |
Semiconductor integrated circuit device and countermeasure method against NBTI degradation
A semiconductor integrated circuit device includes a target circuit of a low power consumption mode having at least one flip-flop circuit to which a clock signal is supplied in a normal operation...
|
|
|
7932768 |
Apparatus and method for generating a clock signal
An apparatus and method are disclosed for generating one or more clock signals. A clock signal is generated based on pattern signals and a reference clock signal. When the reference clock signal...
|
|
|
7928793 |
Voltage selection circuitry
Techniques, systems and apparatus are described for providing a voltage selection circuitry and a DC-to-DC converter having such voltage selection circuitry. The voltage selection circuitry...
|
|
|
7911238 |
Method of using a switch circuit in-phase switching clock signals
A switch circuit for switching two clock signals includes a clock generator, a flip-flop and a multiplexer. The clock generator is to generate a reference signal whose cycle is the lowest common...
|
|
|
7911239 |
Glitch-free clock signal multiplexer circuit and method of operation
Techniques for the design and use of a digital signal processor, including for processing transmissions in a communications system. Reduced glitch occurs in switching from a first clock input to a...
|
|
|
7911240 |
Clock switch-over circuits and methods
Clock switch-over circuits and methods provide clock signals to clock routing networks. According to one embodiment, a multiplexer selects between a first clock signal and a second clock signal in...
|
|
|
7893748 |
Glitch-free clock multiplexer that provides an output clock signal based on edge detection
Clock multiplexing techniques generate an output clock signal by detecting edges of a selected input clock signal and toggling the output clock signal based on detected edges of the selected input...
|
|
|
7884652 |
Pulse signal generating device, transport device, image forming apparatus, and pulse generating method
A pulse signal generating device includes: the plurality of encoders each of which outputs an encoder signal with a pulse period corresponding to the speed of an object to be detected; delay amount...
|
|
|
7834673 |
Variable delay circuit and delay amount control method
A variable delay circuit comprising a first delay element configured to delay an input signal, a second delay element coupled to the first delay element in parallel and also configured to delay the...
|
|
|
7816952 |
Clock signal switching device, clock signal switching method, data bus switching device, and data bus switching method
A clock signal switching device includes: a plurality of signal synchronization generation means for generating mask signals and synchronized switching signals; a plurality of clock signal mask...
|
|
|
7791383 |
Semiconductor device having input circuits activated by clocks having different phases
Input circuits connected to an external input terminal PAD via resistor elements are activated in response to the level transition of the clock signals supplied thereto for accepting input signals....
|
|
|
7759990 |
Clock switching circuit
A clock switching circuit comprises PLL circuits into which external clocks CLKT, CLKB are respectively input, a multiplexer for selecting and outputting either an output PLB of one PLL circuit or...
|
|
|
7724044 |
Digital multiplexor with multiple switching modes
A digital signal multiplexor and multiplexing method are provided with which switching between different input signals is achieved without producing glitches in the output signal, even in the event...
|
|
|
7679408 |
Glitchless clock multiplexer optimized for synchronous and asynchronous clocks
A circuit for switching clock signals with logic devices using a glitchless clock multiplexer optimized for synchronous and asynchronous clocks. The circuit comprises an asynchronous clock group...
|
|
|
7671634 |
Redundant clock switch circuit
A redundant clock switch circuit that includes two delay circuits and control logic is presented. The first delay circuit is configured to delay a first clock signal to produce a first delayed...
|
|
|
7659764 |
Efficient delay elements
Circuits, methods, and apparatus for delaying signals in a power and area efficient manner are provided. A gating element within a stage of a programmable delay element suppresses an operation of...
|
|
|
7656216 |
Method and system for determining a clock input mode
A method and system is provided for clock input mode selection. When a signal provided on one of two clock input terminals is received, the received signal is considered in connection with a second...
|
|
|
7656215 |
Clock generator circuit, clock selector circuit, and semiconductor integrated circuit
A clock generator circuit provides an output clock without an abnormal waveform pulse which causes faulty operation in other function circuits. A phase synchronizing circuit outputs a second clock...
|
|
|
7652516 |
Apparatus and method for generating a clock signal
A apparatus and method are disclosed for generating one or more clock signals. A clock signal is generated based on pattern signals and a reference clock signal. When the reference clock signal...
|
|
|
7629828 |
Glitch-free clock multiplexer that provides an output clock signal based on edge detection
Clock multiplexing techniques generate an output clock signal by detecting edges of a selected input clock signal and toggling the output clock signal based on detected edges of the selected input...
|
|
|
7626438 |
Circuit to switch between clock signals and related method
An embodiment of a circuit switches between at least a first clock signal and a second clock signal in response to a corresponding switch command, and includes a selection module to select at a...
|
|
|
7612587 |
Semiconductor circuits
Semiconductor circuit capable of selecting a corresponding adjusting parameter to adjust the received signal according to different voltages and frequencies. A voltage detector detects a voltage...
|
|
|
7609095 |
System and method for maintaining device operation during clock signal adjustments
A system and method for seamlessly reprogramming clock frequencies includes a phase locked loop (PLL) that generates CPU and double data rate (DDR) clocks. A crystal is used to generate a reference...
|
|
|
7605617 |
Method for switching a system clock and clock synchronization unit
A clock synchronization unit is provided for an electronic system, particularly for a microprocessor, that includes a first input for a first clock signal, a second input for a second clock signal,...
|
|
|
7586359 |
Signal coupling circuit and method
The invention provides a signal coupling circuit and method for coupling an analog input signal to a processing circuit. The signal coupling circuit includes a number of first coupling units, a...
|
|
|
7586338 |
Increasing the availability and redundancy of analog current outputs
There is described a method for increasing an availability and a redundancy of an analog current output as well as an analog current output with increased availability and redundancy. To improve...
|
|
|
7586337 |
Circuit for switching between two clock signals independently of the frequency of the clock signals
A clock switching circuit for switching between plural clock signals includes a selector for outputting a first control signal when a low speed clock is selected by a selection signal with a...
|
|
|
7583129 |
Integrated circuit and method for operating the integrated circuit
An integrated circuit having cascade-connected multiplexers and a precharge unit. The cascade-connected multiplexers each have a plurality of data inputs, a data output, wherein each data input and...
|
|
|
7579879 |
Voting scheme for analog signals
A voting scheme for analog signals is described. An analog block is replicated to provide three analog blocks that are designed to have substantially the same analog output based on receiving...
|
|
|
7558357 |
Systems and methods for reducing frequency-offset induced jitter
Methods and apparatus nullify an intrinsic jitter component in a digital clock recovery circuit induced by a time base frequency difference between an incoming data signal and a local...
|
|
|
7554365 |
Glitch-free clock switching circuit
A glitch-free clock switching circuit receives a first clock signal and a second clock signal and outputs a third clock signal corresponding to the first clock signal or a fourth clock signal...
|
|
|
7532043 |
Signal detector output for cable driver applications
The present disclosure relates to a system, apparatus and method for a line driver circuit to generate a signal detect (SD) signal when an invalid data signal is detected at its input. An invalid...
|
|
|
7471120 |
Clock switch for generation of multi-frequency clock signal
An improved clock switch in an integrated circuit chip that multiplexes two asynchronous clock signals to generate a multi-frequency clock signal in a manner that avoids glitches on the clock...
|
|
|
7456675 |
Semiconductor integrated circuit device for preventing generation of irregular clock signal
A disclosed semiconductor integrated circuit device includes a selection circuit that is supplied with a first clock signal and a second clock signal, a selection signal, and a switching signal,...
|
|
|
7446588 |
Highly scalable methods and apparatus for multiplexing signals
In a first aspect, a first method is provided that includes providing a plurality of select signals and a plurality of input signals for input by a multiplexer. Each select signal is adapted to...
|
|
|
7436238 |
Integrated voltage switching circuit
An integrated circuit can be switched between operating modes without the need for a dedicated mode selection pin. A circuit for operation at a specified maximum supply voltage comprises first and...
|
|
|
7427881 |
Clock loss detection and switchover circuit
In one aspect, an embodiment provides a clock loss sense and switchover circuit and method in which clock switchover is responsive to loss of a primary signal and to additional switch command...
|
|
|
7423459 |
Clock signal switching device, clock signal switching method, data bus switching device, and data bus switching method
A clock signal switching device includes: a plurality of signal synchronization generation means for generating mask signals and synchronized switching signals; a plurality of clock signal mask...
|