|
Match
|
Document |
Document Title |
|
|
5670902 |
Satellite broadcast receiving system and change-over divider for use in same
A satellite broadcast receiving system in which, when each receiver transmits a control pulse to a change-over divider via a signal cable, the change-over divider selects a desired broadcast signal...
|
|
|
5654660 |
Level shifted high impedance input multiplexor
A high input impedance CMOS multiplexor. A buffer stage is connected to common outputs of a plurality of N-channel multiplexor switches. A pull up P-channel transistor in this buffer is connected...
|
|
|
5652536 |
Non-glitch clock switching circuit
A clock switching circuit responsive to at least one clock select signal switches to a selected one of a plurality of clock signals while minimizing transients generated during the switching. The...
|
|
|
5625311 |
System clock generating circuit having a power saving mode capable of maintaining a satisfactory processing speed
A system clock generating circuit for supplying a system clock to a microproeessor, includes a first oscillator for generating a main clock, and a second oscillator for generating a sub clock which...
|
|
|
5625314 |
Self-calibrating multiplexer circuit
A time domain multiplexer system with automatic determination of acceptable multiplexer output limits, error determination, or correction is comprised of a time domain multiplexer, a computer, a...
|
|
|
5623223 |
Glitchless clock switching circuit
A glitchless clock switching circuit utilizes a clock select input signal to determine which one of a plurality of clock input signals will be switched onto a clock output line. The clock select...
|
|
|
5604452 |
Clock generator using a state machine to switch between two offset clocks
A simple structure for switching between two clock signals to produce an output without a glitch or short pulse. The invention is basically a three-input multiplexer controlled by a modified...
|
|
|
5587675 |
Multiclock controller
A multi-clock controller circuit includes first and second inputs to which two different types of clocks, such as a crystal oscillator clock and a TTL clock, can be applied. The circuit...
|
|
|
5583461 |
Internal clock signal generation circuit having external clock detection and a selectable internal clock pulse
An internal clock generation circuit is provided for receiving an external clock signal. Based upon the duration of each high and low pulse width of the external clock signal, the internal clock...
|
|
|
5579350 |
Clock change circuit preventing spike generation by delaying selection control signal
A clock change circuit contains: a clock gate unit for receiving first and second clock signals, and detecting a timing at which both the first and second clock signals are at an inactive level to...
|
|
|
5570051 |
Multiplexed by-passable memory devices with increased speed and improved flip-flop utilization
A memory device, with increased storage speed and enhanced memory utilization, can be implemented by using multiplex clocking and efficient device design and enhanced flip-flop utilization. Transit...
|
|
|
5568070 |
Multiplexer w/ selective switching for external signals
A multiplexer includes three switching divisions each of which has one terminal connected to each of the signal terminals and the other terminal connected to a fourth switching division. A signal...
|
|
|
5565803 |
Digital input threshold switching circuit
A digital input circuit including a first digital buffer for receiving a digital data signal and for providing a first buffered digital data output, the first digital buffer having a first...
|
|
|
5565804 |
Signal switching circuit
A signal switching circuit is provided to output signal switching between a first and a second input signal. The circuit includes a first analog switch transistor, a first switch transistor, a...
|
|
|
5565805 |
Change-over divider for use in satellite broadcast receiving system
A satellite broadcast receiving system is disclosed, in which when each receiver transmits a control-pulse to a change-over divider via a signal cable, the change-over divider selects a desired...
|
|
|
5539338 |
Input or output selectable circuit pin
A circuit for selecting between two states and using the same pin as an input and an output. On power-up, the pin can be connected to either a grounded resistor (to select the first state) or the...
|
|
|
5517638 |
Dynamic clock switching circuitry and method
Circuitry for switching between a first and second clock signal is provided having a first local clock circuit 202, a first synchronizing circuit 200 connected to said first clock circuit 202, a...
|
|
|
5502409 |
Clock switcher circuit
A clock switcher circuit for providing at least one set of clock signals selected from a plurality of clock sources. A first clock signal having a first pulse length and a second clock signal...
|
|
|
5485110 |
ECL differential multiplexing circuit
An ECL multiplexing circuit (20) includes two differential pairs (21 and 22) for receiving first and second ECL level input signals, emitter-follower output transistors (27 and 28), and a...
|
|
|
5483185 |
Method and apparatus for dynamically switching between asynchronous signals without generating glitches
A dynamic clock switching circuit in which a multiplexer (MUX) is connected to clock A and clock B. MUX control lines are encoded to signal clock A or clock B. A MUX control change detector is...
|
|
|
5479122 |
Sync signal detection apparatus
A device detecting a sync signal is provided, which comprises a sync signal detector having an output selector, an internal clock generator and a combination of three current mirror circuits formed...
|
|
|
5477172 |
Configurable input buffer dependent on supply voltage
An input buffer is described which is configurable depending on whether a 5.0 or 3.3 volt supply voltage is present, The input buffer includes two input buffer circuits. The output of a first input...
|
|
|
5475324 |
Clock generator with an automatic frequency change function
If, in a clock generator according to the present invention, the first clock is switched to the second clock with a lower frequency, the frequency count circuit counts the frequency of the second...
|
|
|
5448597 |
Clock signal switching circuit
A clock signal switching circuit, to which at least first and second clock signals and a switching signal requesting a switching operation are inputted, and which selectively outputs one of the...
|
|
|
5408192 |
Monolithic broadband phase shifting circuit for analog data signals
An accurate phase shifting circuit providing two analog signals having a 90-degree phase shift between them from a single sampled-data input without the need for components external to a monolithic...
|
|
|
5336945 |
Comparator device having maximum (minimum) value determining and selecting means for selecting received signals
A comparator device is designed for comparing the signal levels of first and second input signals to provide respective of resultant comparator outputs independently, which comparator device is...
|
|
|
5281860 |
Method and apparatus for an improved multiple channel sensor interface circuit
A method and apparatus for an improved multiple channel sensor interface circuit is described which comprises a plurality of input integrator circuits (35) coupled in parallel; a switched capacitor...
|
|
|
5227672 |
Digital clock selection and changeover apparatus
A clock changeover device comprising a first input port for accepting a first external clock signal, a second input port for accepting a second external clock signal, and an output port for...
|
|
|
5220201 |
Phase-locked signal generator
A phase-locked signal generator for generating a clock signal phase-locked with an external input trigger signal comprises means for generating a period signal having a frequency equal to that of a...
|
|
|
5210450 |
Active selectable digital delay circuit
An active selectable digital delay circuit merges delay elements within a multiplexer to reduce power consumption, area and minimum delay. A current switch forms a basic element of a multiplexer. A...
|
|
|
5204559 |
Method and apparatus for controlling clock skew
A circuit for controlling clock skew has a plurality of delay elements placed in each of the clock output paths in a clock distribution circuit. The delay elements may be selectively switched into...
|
|
|
5159278 |
State machine architecture providing increased resolution of output timing
A circuit allows for improved flexibility in the timing of device output, for example, from a state machine. Output for the device is placed in a first register. The output is forwarded from the...
|
|
|
5155380 |
Clock switching circuit and method for preventing glitch during switching
A clock switching circuit comprises a multiplexer, a gate, a first detector, a second detector and a state machine. The multiplexer receives two clock signals and outputs one of them through the...
|
|
|
5151613 |
Large scale integrated circuit device for switching oscillation circuit
An integrated circuit device having a CR oscillation circuit and a crystal oscillation circuit and capable of selecting either the CR oscillation circuit or the crystal oscillation circuit,...
|
|
|
5136180 |
Variable frequency clock for a computer system
A circuit generates a system clock signal. On a first input of the circuit a first oscillating signal is placed. On a second input, a second oscillating signal may be placed. Clock sense logic is...
|
|
|
5130578 |
Efficient high speed N-word comparator
The efficient high-speed N word comparator receives a plurality of digital inputs which are simultaneously compared by conducting a digital to analog conversion on each input signal and comparing...
|
|
|
5122677 |
Instantaneous breakless clock switching apparatus
A clock switching apparatus includes a first phase synchronizing part for receiving n (n is an integer) input clock signals and for generating n first clock signals respectively related to the n...
|
|
|
5103185 |
Clock jitter suppressing circuit
A clock jitter suppressing circuit includes a control circuit, a delay circuit, and a selection circuit. The delay circuit sequentially delays a clock signal at time intervals sufficiently shorter...
|
|
|
5099141 |
Clock signal switching circuit
A clock signal switching circuit having input terminals to receive a first clock signal of a first frequency, a second clock signal of a second frequency, and a frequency switching signal and an...
|
|
|
5095280 |
Dual dot clock signal generator
A dual dot clock signal generator consisting of two similar programmable phase locked loops simultaneously generates a video clock signal and a memory clock signal. Both the video clock signal and...
|
|
|
5066868 |
Apparatus for generating phase shifted clock signals
Clock phase shifting circuitry includes a cascade connection of inverting amplifiers for generating a plurality of relatively delayed clock signals. Buffer amplifiers couple alternate ones of the...
|
|
|
5065042 |
Self-configuring clock interface circuit
A self-configuring clock interface circuit automatically configures itself according to the type of clock input signals applied to two input terminals interconnected with the interface circuit. The...
|
|
|
5045857 |
High-speed beam switching processor
A beam switching processor operable to detect a microwave amplitude distrtion associated with an array of receiving antenna ports and to close a single-pole, multiple-throw microwave switch to that...
|
|
|
5036745 |
Defaultless musical keyboards for woodwind styled electronic musical instruments
A decoder assigns key values according to a system of mathematical weight values in terms of whole and semi-tone intervals of the musical scale, each key contributing its assigned value to the sum...
|
|
|
5036216 |
Video dot clock generator
A video dot clock generator includes a phase-locked loop (PLL) which includes a voltage controlled oscillator, a frequency divider, a phase comparator and a loop filter. The voltage controlled...
|
|
|
4999526 |
Apparatus for synchronizing clock signals
Apparatus for synchronizing a clock signal to a pulse comprises a clock signal generator (1) for generating a first clock signal having a frequency equal to that of a desired clock signal. A delay...
|
|
|
4982116 |
Clock selection circuit
A clock selection circuit having a single input terminal for receiving an external clock signal and including logic means for selectively passing an external clock signal and an internal clock...
|
|
|
4970410 |
Semiconductor integrated circuit device having improved input/output interface circuit
A semiconductor integrated circuit device includes an external terminal, an internal logic circuit, and an input/output interface circuit. The input/output interface circuit includes an input...
|
|
|
4970405 |
Clock selection circuit for selecting one of a plurality of clock pulse signals
A clock selection circuit for selecting and outputting one of several clock pulse signals supplied thereto includes a selector supplied with the clock pulse signals and with selection signals each...
|
|
|
4968899 |
Clock signal switching device of an IC Card
When an IC card is attached to a terminal unit, a counter counts pulses of an external clock signal and a switching circuit outputs the external clock signal to an internal circuit in place of an...
|