|
Match
|
Document |
Document Title |
|
|
6498517 |
Peak hold circuit
Disclosed is a peak hold circuit wherein output current corresponding to the peak value of input current is obtained for input currents with little change in magnitude, at essentially higher...
|
|
|
6489814 |
Track and hold amplifier
A track and hold amplifier for use in analog/digital-converters comprises, in succession, an input buffer, a pn-junction switch and hold a capacitor. A feedback is provided between the hold...
|
|
|
6476648 |
High-speed, low-power sample and hold circuit
An improved sample and hold circuit for analog-to-digital conversion. The improvement incorporates an asymmetric drive high gain operational amplifier to rapidly slew the input voltage for...
|
|
|
6469561 |
Rail to rail rectifying integrator
A rectifying integrator of an input signal with full output dynamics, relative to a voltage reference intermediate with respect to the dynamics of the input signal, includes a first line of...
|
|
|
6456123 |
Method and apparatus for transferring a differential voltage to a ground referenced voltage using a sample/hold capacitor
A translation circuit for transferring a differential voltage to a ground referenced voltage includes a differential input circuit, a sample/hold (S/H) circuit, and a compensation circuit. The S/H...
|
|
|
6437608 |
Sample-and-hold circuit and A/D converter
In a sample-and-hold circuit using a completely differential type operational amplifier circuit, to promote operational stability, to restrain a variation in a balance point of a middle value of...
|
|
|
6420927 |
Filter and hold circuit utilizing a charge/discharge current
The subject invention pertains to a method and circuit design particularly useful for long time constant RC active or passive circuits in either continuous or discrete time domains. The subject...
|
|
|
6404262 |
Switched capacitor integrator using unity gain buffers
An exemplary electronic circuit of the present include first and second buffers 34 and 38 , which are preferably unity gain buffers. A first switch 36 (e.g., a NMOS transistor or a CMOS...
|
|
|
6384758 |
High-speed sampler structures and methods
High-speed sampler methods and structures are provided to enhance the correlation between an input signal S in and a corresponding sampler output voltage V out . An input buffer is enabled during...
|
|
|
6340903 |
Auto-zero feedback sample-hold system
A sample and hold circuit uses an auto-zero feedback technique to cancel the DC level of the input signal and reference this signal to a new baseline. The circuit is based on an op-amp with two...
|
|
|
6337814 |
Semiconductor memory device having reference potential generating circuit
A test mode reference potential generating circuit outputs a reference potential from an output node by activation of a test mode signal. When a sample signal is in an activated state, a transfer...
|
|
|
6333648 |
Readout chip for nuclear applications
A multi-channel readout chip is provided in which each channel has an analog section and a digital section. Each channel of the readout chip employs low noise charge sensitive amplifier inputs with...
|
|
|
6329848 |
Sample and hold circuits and methods
Sample and hold circuits and methods to reduce distortion. A signal to be sampled is connected across a capacitor through a field effect device, which field effect device is turned off when the...
|
|
|
6326818 |
Delta-sigma sample and hold
A method and apparatus for performing voltage-mode sample and hold functions while avoiding nonlinear charge injection. The method comprises oversampling an input signal and sampling an error...
|
|
|
6323696 |
Sample and hold circuit
A sample and hold circuit that is coupled to a control voltage source and a signal source has a sampling bridge coupled in series between a first resonant tunneling diode. The bridge comprises a...
|
|
|
6323697 |
Low distortion sample and hold circuit
A circuit 100, which can be used to perform a sample and hold function, includes a switch 112 with a current patch coupled between an input node VIN and an output node VOUT. A capacitor 114 is...
|
|
|
6313668 |
Passive sample and hold in an active switched capacitor circuit
A sample and hold in a switched capacitor circuit with frequency shaping. The sample and hold does not require a pair of large area, power-consuming operational amplifiers and, as such, consumes...
|
|
|
6307406 |
Current comparator for current mode circuits
The present invention is directed to an integrated circuit having a current supply circuit for supplying a reference current and a signal current; at least one current copier circuit for creating a...
|
|
|
6288578 |
Signal processor for charge coupled device
A signal processor connected to a charge-coupled device includes a plurality of delay lines with different delay times connected to a node on a signal line extending from the charge-coupled device...
|
|
|
6285220 |
Sample-and-hold device
A sample-and-hold device comprises a sampling transistor (Q ech ) and a sampling capacitor (C ech ), the sampling transistor being off in hold mode in order to prevent the discharging of the...
|
|
|
6275076 |
Sample-and-hold device using complementary bipolar technology
The proposed sample-and-hold device using a complementary bipolar technology comprises a follower input stage having an input receiving a voltage Vin to be sampled, at least one sampling circuit...
|
|
|
6265911 |
Sample and hold circuit having improved linearity
A sample and hold circuit having a semiconductor with a field effect transistor therein. The field effect transistor has a channel in the semiconductor, a source region in the semiconductor, a...
|
|
|
6265910 |
Waveform track-and-hold circuit
A waveform track-and-hold circuit receives an analog input signal and generates an analog output signal. The waveform track-and-hold circuit includes a differential separating input stage, a...
|
|
|
6262677 |
Sample-and-hold circuit
The invention comprises a differential sample-and-hold circuit including a differential gain stage. The differential gain stage comprises a control transistor and an output node. The differential...
|
|
|
6262610 |
Voltage sample and hold circuit for low leakage charge pump
A voltage sample and hold circuit for use as part of a low leakage charge pump circuit in a phase lock loop (PLL). During an inactive state of the charge pumping function, a MOSFET switch that...
|
|
|
6259281 |
Parallel analog sampling circuit and analog-to-digital converter system incorporating clock signal generator generating sub-sampling clock signals with fast and precisely-timed edges
The analog sampling circuit samples an analog input signal at intervals of time precisely defined by a master clock signal. The analog sampling circuit comprises N track-and-hold circuits and a...
|
|
|
6255865 |
Track-and-hold circuit
A method and apparatus for an improved track-and-hold circuit is disclosed. By utilizing an amplifier connected to the input signal in combination with, in essence, a replica of the track-and-hold...
|
|
|
6232804 |
Sample hold circuit having a switch
In a sample hold circuit (6, 50, 60) capable of relaxing a dependency of a voltage of an analogue input signal on an ON resistance of a switch (2). In the sample hold circuit (6, 50, 60), plural...
|
|
|
6198314 |
Sample and hold circuit and method therefor
A sample and hold circuit (200) accepts an input (202). During a first half of the clock (204) (either an active high portion or an active low portion) the devices (216, 220, and 222) drive the...
|
|
|
6191639 |
Gating circuit for analog values
A gating circuit for largely glitch-free gating of analog signal values obtained in a periodic sequence, capacitively buffer-stored, digitized by means of an A/D converter and subsequently erased...
|
|
|
6184726 |
Adjustable level shifter circuits for analog or multilevel memories
Level shifter circuits are used to configure analog or multilevel memory cells. A level shifter circuit generates an output voltage that is above the input voltage by an offset voltage value. The...
|
|
|
6175254 |
System for compensating a signal for an offset from a reference level
An electronic circuit provides automatic compensation with reduced errors of undesirable offsets in analog and digital signals, including offsets in the input signal and offsets due to tolerances...
|
|
|
6175885 |
System for series to parallel conversion of a low-amplitude and high frequency signal
Disclosed is a device for the conversion of a series signal received in the form of a low-amplitude, high-frequency differential signal into n parallel signals. The device uses a scheme derived...
|
|
|
6169427 |
Sample and hold circuit having single-ended input and differential output and method
A sample and hold circuit having a single-ended input and a differential output. Switching circuitry operates to couple first and second input capacitors to the single-ended input and to a...
|
|
|
6166583 |
Semiconductor device, and operating device, signal converter, and signal processing system using the semiconductor device
There is disclosed a semiconductor device in which capacitor means are connected to multiple input terminals via latch means, and the terminals on one side of the capacitor means are commonly...
|
|
|
6147522 |
Reference voltage circuitry for use in switched-capacitor applications
Circuitry for selectively sampling a reference voltage with a capacitor 403 includes a first switch 505a for selectively coupling capacitor 403 to a source of a first reference signal during a...
|
|
|
6147518 |
Current comparator
A current comparator comprises first (1) and second (2) inputs for receiving input currents to be compared. During a first phase (1a) of a clock period the input currents are sensed and stored on...
|
|
|
6144234 |
Sample hold circuit and semiconductor device having the same
To form a high-speed, high-precision sample hold circuit with the minimum number of elements and low current consumption, there is provided a sample hold circuit including an operational amplifier...
|
|
|
6140993 |
Circuit for transferring high voltage video signal without signal loss
A circuit for transferring high voltage analog video signals while enabling the use of conventional low voltage logic levels includes a first transistor powered by a high voltage power source to...
|
|
|
6127857 |
Output buffer or voltage hold for analog of multilevel processing
In order to prevent an output offset voltage from occurring because of a relative difference of threshold voltage Vth between NMOS and PMOS in transmission of dc voltage, a semiconductor integrated...
|
|
|
6127855 |
Switch-capacitor circuit with overdrive-protected switch
An input switch for use in a switch-capacitor circuit having unified architecture, and a switch-capacitor circuit including such an input switch, an amplifier, a capacitor between the amplifier and...
|
|
|
6127856 |
Sample-and-hold circuit operable at a low voltage
A sample-and-hold circuit configured with a low source voltage for assuring low power consumption. An input signal and an output signal are coupled to one side and to the other side of a current...
|
|
|
6124739 |
Monolithically integrated signal processing circuit
A monolithically integrated signal processing circuit comprising a signal series branch connected between a signal input terminal and a signal output terminal; a reference potential terminal; a...
|
|
|
6107950 |
Analog-to-digital converter having enhanced accuracy gain stage, and associated devices and methods
An analog-to-digital converter (ADC) includes a plurality of capacitors formed on a semiconductor substrate and having actual capacitance values statistically related to desired capacitance values,...
|
|
|
6097236 |
Signal transfer system and method using an intermediate voltage
A signal transfer system (10) includes a driver (12) coupled to a receiver (14) using a signal line (16). The driver (12) drives the signal line (16) from an intermediate voltage (22) to a selected...
|
|
|
6084440 |
Circuits and methods for canceling harmonic distortion in sample and hold circuits
The circuits and methods of the present invention provide sample and hold circuits that incorporate an auxiliary sampling leg that cancels distortion produced in a main sampling leg of the sample...
|
|
|
6081858 |
Apparatus and method for shaping random waveforms
A method and circuit to regulate a random waveform signal to ensure that the LED indicator driven by the waveform signal is visible to the human eye is provided. The method and circuit first...
|
|
|
6072355 |
Bootstrapped CMOS sample and hold circuitry and method
A bootstrap sample and hold circuit accurately acquires and holds values of a high frequency analog input signal, to avoid harmonic distortion of a signal representing the analog input signal in,...
|
|
|
6069502 |
Sample-and-hold circuit having reduced subthreshold conduction effects and related methods
An integrated sample-and-hold S/H circuit includes a subthreshold conduction current compensation circuit for reducing undesired effects of subthreshold conduction current in a first field-effect...
|
|
|
6060913 |
Electrical system with small signal suppression circuitry
In systems embodying the invention, circuitry responsive to first and second, complementary, input signals controls the application of the input signals to a positive signal integrator and to a...
|