|
Match
|
Document |
Document Title |
|
|
8179163 |
Method and apparatus for charge pump linearization in fractional-N PLLs
Efficient techniques improve the linearity of a charge pump in fractional-N PLLs. A feedback clock pulse several VCO clock periods wide is formed and supplied to a phase frequency detector (PFD)....
|
|
|
8179162 |
Phase-lock assistant circuitry
Some embodiments regard a circuit comprising: a first circuit configured to lock a frequency of an output clock to a frequency of a reference clock; a second circuit configured to align an input...
|
|
|
8111106 |
Switched phase and frequency detector based DPLL circuit with excellent wander and jitter performance and fast frequency acquisition
Some embodiments of the present invention may include a DPLL circuit comprising a firmware. The firmware may comprise a re-sampled NCO phase detector capable of receiving a reference clock timing...
|
|
|
8013636 |
Synchronous phase detection circuit
A phase detection circuit determines phase difference between a periodic signal and a reference signal of substantially equal frequency. The circuit includes: a source input receiving the periodic...
|
|
|
7940088 |
High speed phase frequency detector
Apparatus and methods detect missing clock edges. An improved phase frequency detector (PFD) can be used in, for example, a phase locked loop (PLL) or a delay locked loop (DLL). Conventional PFDs...
|
|
|
7855580 |
Phase comparator, phase synchronizing circuit, and phase-comparison control method
A phase comparator includes an edge detecting unit to which a reference signal is input and to which a referred signal based on the reference signal is input as a feedback signal. The edge...
|
|
|
7847641 |
Digital phase and frequency detector
Disclosed are a digital phase-frequency detector and a method of operating a digital phase-frequency detector. The detector includes an input circuit, an output circuit and a reset circuit. In use,...
|
|
|
7839177 |
Techniques for phase detection with fast reset
A phase detector includes transistors that generate first and second phase error signals. The phase detector resets the first phase error signal in response to at least one of the first and the...
|
|
|
7839222 |
Systems and methods using programmable fixed frequency digitally controlled oscillators for multirate low jitter frequency synthesis
The disclosure provides systems and methods for programmable fixed frequency digitally controlled oscillators for multirate low jitter frequency synthesis. The present invention utilizes a digital...
|
|
|
7812644 |
Digital frequency detector and digital phase locked loop using the digital frequency detector
A digital frequency detector and a digital phase locked loop (PLL) are provided. The digital frequency detector includes a first conversion unit which outputs a first frequency as first frequency...
|
|
|
7764759 |
Linear sample and hold phase detector for clocking circuits
Linear sample and hold phase detectors are disclosed herein. An example phase detector is coupled to an input data signal and a recovered clock signal and includes a linear phase difference...
|
|
|
7755397 |
Methods and apparatus for digital phase detection with improved frequency locking
Methods and apparatus are provided for digital phase detection with improved frequency locking. A phase detector is disclosed for evaluating a phase difference between a clock signal and a...
|
|
|
7724095 |
Floating DC-offset circuit for phase detector
A floating DC-offset circuit for a phase detector. The circuit may provide a floating DC-offset to the phase detector, or to the voltage-controlled oscillator of the phase-locked loop. The circuit...
|
|
|
7683675 |
Radiation hardened phase frequency detector for implementing enhanced radiation immunity performance
A method and radiation hardened phase frequency detector (PFD) are provided for implementing enhanced radiation immunity performance. The radiation hardened phase frequency detector (PFD) includes...
|
|
|
7675335 |
Phase detecting module and related phase detecting method
A phase detecting module includes a phase detecting unit, a comparator and a counter. The phase detecting unit is arranged to compare a first input signal and a second input signal to generate a...
|
|
|
7675328 |
Phase detection apparatus and phase synchronization apparatus
A feedback circuit includes a third variable delay device that controls the amount of phase delay of a first clock; a third logic gate that detects a phase difference between the first clock...
|
|
|
7629816 |
Method and apparatus for pre-clocking
A method and apparatus for pre-clocking have been disclosed. In one case pre-clocking is used to effectively decrease the delay to output timing with respect to a clock. In another case...
|
|
|
7498889 |
Analog phase controller
Disclosed are embodiments of a phase control circuit with an analog phase controller having first and second order integration. In some embodiments, the analog control circuit generates first and...
|
|
|
7489203 |
Noise tolerant phase locked loop
An apparatus and method for providing timing recovery under conditions of low signal to noise ratios (SNRs) is disclosed herein. A preliminary phase error signal is generated by comparing an input...
|
|
|
7449962 |
Phase-controlled current source for phase-locked loop
A phase-controlled current source for phase-locked loop is provided. The phase-locked loop includes a voltage-controlled oscillator to associate a charging path or discharging path in order to...
|
|
|
7447290 |
Apparatus of phase-frequency detector
An apparatus of phase-frequency detector for adjusting wobble clock signal and wobble signal in the same phase, comprising: a first logic gate, receiving a first protection signal and a second...
|
|
|
7443251 |
Digital phase and frequency detector
Disclosed are a digital phase-frequency detector and a method of operating a digital phase-frequency detector. The detector includes an input circuit, an output circuit and a reset circuit. In use,...
|
|
|
7375557 |
Phase-locked loop and method thereof and a phase-frequency detector and method thereof
The phase-frequency detector may include a first flip-flop configured to generate a first signal, the first signal transitioning to a first logic level in response to a first edge of a first input...
|
|
|
7336106 |
Phase detector and method having hysteresis characteristics
A phase detector generates a first output signal if a feedback clock signal leads a reference clock signal by more than a first time. The phase detector generates a second output signal if the...
|
|
|
7319350 |
Lock-detection circuit and PLL circuit using same
A lock-detection circuit that can set an acceptable phase-error range adapted to define a locked state and/or an unlocked state at a constant rate without being affected by a frequency and that can...
|
|
|
7304510 |
Digital phase detector improving phase detection resolution thereof
A digital phase detector has a plurality of first delay elements through which a first clock is delayed, a plurality of second delay elements through which a second clock is delayed, and a...
|
|
|
7161391 |
Skew tolerant high-speed digital phase detector
A skew-tolerant digital phase detector is provided. Specifically, a detector is provided in the digital phase detector to detect certain failure conditions that may result from clock skew and duty...
|
|
|
7145367 |
Fractional-integer phase-locked loop system with a fractional-frequency-interval phase frequency detector
A phase-locked loop circuit has a fractional-frequency-interval phase frequency detector, a charge pump, an oscillator, and a divider. The fractional-frequency-interval phase frequency detector has...
|
|
|
7084670 |
Phase-frequency detector with gated reference clock input
A gated phase-frequency detector circuit includes a phase-frequency detector and a multiplexer circuit. The phase-frequency detector is arranged to provide UP and DOWN signals responsive to a...
|
|
|
7009461 |
Phase shifted binary transmission encoder, a phase modulator, and an optical network element for encoding phase shifted binary transmission
The invention relates to a phase shifted binary transmission encoder with data input and data output, where the phase shifted binary transmission encoder includes an exclusive or gate having two...
|
|
|
6967503 |
Comparator
A comparator compares a first binary input signal and a second binary input signal each binalized. A generator generates a reset signal at each rising edge or each falling edge of the first input...
|
|
|
6867654 |
Additive phase detector and its use in high speed phase-locked loops
An apparatus is disclosed that is an analog phase detector where a summation technique is used to determine the phase difference of the two input waveforms of the phase detector. Instead of...
|
|
|
6636090 |
Phase-locked loop circuit outputting clock signal having fixed phase difference with respect to input clock signal
A phase-locked loop circuit includes a first PFD (phase detector) and a second PFD. The first PFD accepts an input clock signal CLK and a feedback clock signal FBCLK, and supplies its positive...
|
|
|
6625765 |
Memory based phase locked loop
A circuit comprising a phase detector/correction circuit, at least one column of memory cells, a control circuit and a sense amplifier. The control circuit may be configured to read a sequence from...
|
|
|
6556643 |
Majority filter counter circuit
An improved DDLL containing a majority filter counter circuit is disclosed. The majority filter counter circuit is located between the phase detector and the shift register of the DDLL. The...
|
|
|
6549041 |
Scheme for delay locked loop reset protection
Systems and methods are provided for operating a delay locked loop during a reset. The systems and methods provide for activating a reset mode signal to prevent a phase lock signal from forcing the...
|
|
|
6181175 |
Clock generator and synchronizing method
Network elements of a synchronous digital communications system have a clock generator for generating a clock signal locked to an input signal. Such a clock generator comprises a tunable oscillator...
|
|
|
6157218 |
Phase-frequency detection with no dead zone
The present invention relates to a phase detector with no dead zone comprising two detecting means and two control logic circuits. The phase-frequency detector employs the control logic circuits to...
|
|
|
6100721 |
Circuit and method of extending the linear range of a phase frequency detector
A wireless communication system (10) uses a phase detector (28) having a first pair of flip-flops (50, 56) for detecting the phase difference between an input frequency and a reference frequency....
|
|
|
6087857 |
Clock signal phase comparator
A clock signal phase comparator includes a first delay unit for delaying a clock signal for a predetermined time, a first phase detector for comparing an output signal of the first delay unit and a...
|
|
|
5977801 |
Self-resetting phase/frequency detector with reduced dead zone
A phase/frequency detector, such as may be used in a phase-lock loop (PLL), having reduced jitter at high frequencies by reducing or eliminating the dead zone. The detector generates two output...
|
|
|
5973572 |
Phase lock loop circuit with variable loop gain
A PLL (phase lock loop) circuit improves pull-in and noise performances by changing a loop gain based on the loop states. The PLL circuit includes a voltage controlled oscillator (VCO) for...
|
|
|
5926041 |
Phase detector with linear output response
A parallel sampling phase detector with linear output response is disclosed. The parallel sampling phase detector is disclosed for use in data recovery. The device includes a voltage controlled...
|
|
|
5834950 |
Phase detector which eliminates frequency ripple
A phase detector is disclosed that eliminates frequency ripple in a phase-locked loop circuit. The detector includes first and second circuits for providing UP and DOWN signals respectively. It...
|
|
|
5825173 |
Circuit for detecting phase angle of three-phase alternating current
A circuit for detecting the phase angle of a three-phase alternating current includes a plurality of low-pass filters installed at each input port for removing noise and high-frequency signals...
|
|
|
5815009 |
Process tolerant delay circuit having process sensitive and process insensitive components placed therein
A process tolerant delay circuit includes a plurality of inverters that receive an input signal and provide an output signal related to the input signal but including a propagation delay of the...
|
|
|
5815016 |
Phase-locked delay loop for clock correction
A controlled delay path inserts a selected delay into a clock distribution circuit to create a total clock delay that is equal to an integer number of clock cycles relative to a reference dock...
|
|
|
5740210 |
Data discriminating circuit and a parallel data receiver using the same
A data discriminating circuit is provided on the receiver side of a digital signal transmission system, and performs data discrimination with a proper phase relation settled between data and a...
|
|
|
5663713 |
Control system
A control system comprises a controller for controlling an actuator, for instance of an electrically power assisted vehicle steering system. An unstable circuit, such as first and second cascade...
|
|
|
5638410 |
Method and system for aligning the phase of high speed clocks in telecommunications systems
A method and system are provided for detecting and measuring a phase difference, linearly over a range of 360°, between the output signals from a primary stratum clock module (100) and a standby ...
|