|
Match
|
Document |
Document Title |
|
|
8183715 |
Reverse current preventing circuit and power source switching apparatus
A reverse current preventing circuit of an N channel type switching MOS transistor connected between a voltage input terminal and an output terminal to control a conduction state between the...
|
|
|
8183911 |
High voltage tolerance of external pad connected MOS in power-off mode
An integrated circuit includes a number of pads. The integrated circuit further includes a cascode transistor having an open drain connection to a first one of the pads. A bias generator circuit is...
|
|
|
8164378 |
Device and technique for transistor well biasing
A method includes receiving a set of voltages comprising at least a first voltage, a second voltage, and a third voltage and biasing a well of a transistor based on the extreme voltage of the set...
|
|
|
8129862 |
Scalable highest available voltage selector circuit
A scalable highest available voltage selector circuit determines the highest of n input voltages and connects the highest voltage to an output. The circuit has at least n circuit branches, each of...
|
|
|
8120418 |
Large-scale integrated circuit
A large-scale integrated circuit according to the present invention includes a plurality of functional blocks for independently performing a signal processing operation, and a selection controlling...
|
|
|
8120367 |
Analog input device
An analog input device including a scanning circuit including a first insulation transformer insulating an analog signal inputted from a thermocouple, a power supply section charging a test voltage...
|
|
|
8116321 |
System and method for routing asynchronous signals
A router, for routing at least one input signal to at least one output, comprises at least one input module and at least one output module. Each of the input and output modules includes at least...
|
|
|
8115520 |
Driver circuit
A driver circuit includes a main driver which receives an input signal and outputs a first signal corresponding to the input signal, a sub driver which receives the input signal and outputs a...
|
|
|
8111094 |
Analog multiplexer circuits and methods
A sample and hold circuit is disclosed that provides longer hold times. An analog multiplexer circuit is also disclosed that exhibits low switch leakage. The analog multiplexer circuit comprises a...
|
|
|
8085082 |
High speed multiplexer
According to one embodiment, a high speed multiplexer includes a number of data inputs, a number of hot code select inputs, and a final data output. In one embodiment, the high speed multiplexer...
|
|
|
8060771 |
Glitch-free clock suspend and resume circuit
Circuits and methods to provide a digital clock signal, which can be instantly halted without glitches and then resumes under control of an asynchronous suspend signal with whole width clock pulses...
|
|
|
8050648 |
Superconducting digital mixer
Digital mixers which permit mixing of asynchronous signals may be constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ non-destructive readout cell...
|
|
|
7990296 |
High speed low power cell providing serial differential signals
Techniques are provided to serialize and delay parallel input data signals and are particularly useful for low power applications. In one example, a device includes a plurality of data input ports...
|
|
|
7973588 |
Analog insulation/multiplexer
An analog insulation multiplexer not causing magnetic saturation even if a small transformer is used and having a wide use temperature range. The analog insulation multiplexer includes: a first...
|
|
|
7969224 |
Circuit to reduce duty cycle distortion
A method and a circuit for correcting duty cycle distortion. A delay insertion gate corrects data dependent delay distortion that is generated by CMOS flip-flop circuits. The delay insertion gate...
|
|
|
7965122 |
System and method for providing a compatible signal to a medical device
An interface system delivers an output signal having a first signal characteristic in response to first and second input signals having the first signal characteristic and a second, different...
|
|
|
7956661 |
Standard cell and semiconductor device
The present invention provides a standard cell and a scan flip flop circuit capable of introducing a scan test also to a system LSI having an ACS circuit. One standard cell is configured by: a...
|
|
|
7952386 |
Data input/output multiplexer of semiconductor device
There is provided an input/output multiplexer capable of reducing a layout area in designing a device by disposing first and second multiplexers at either side of a specific data input/output (I/O)...
|
|
|
7948268 |
Time-balanced multiplexer switching methods and apparatus
Methods and apparatus are provided for time-balanced switching of multiplexer circuits. An embodiment of the invention includes a transistor chain coupled to the output of the multiplexer circuit....
|
|
|
7928793 |
Voltage selection circuitry
Techniques, systems and apparatus are described for providing a voltage selection circuitry and a DC-to-DC converter having such voltage selection circuitry. The voltage selection circuitry...
|
|
|
7924060 |
Output circuit of semiconductor device
An output circuit of a semiconductor device includes a signal selector configured to receive first and second input data signals and sequentially outputting the first and second input data signals...
|
|
|
7898315 |
Analog multiplexer with insulation power supply
An analog multiplexer with an insulated power supply includes: an analog signal transformer receiving an analog signal input in its primary winding via an FET, and ON/OFF driving the FET to...
|
|
|
7884660 |
Variable-length digitally-controlled delay chain with interpolation-based tuning
A programmable delay element, variable-length delay chain, and ring oscillator are disclosed. The programmable delay element performs phase interpolation of input signals in response to a control...
|
|
|
7847626 |
Structure and method for coupling signals to and/or from stacked semiconductor dies
Signals are coupled to and from stacked semiconductor dies through first and second sets of external terminals. The external terminals in the second set are connected to respective conductive paths...
|
|
|
7816972 |
Multiplexer circuit
Disclosed herein is a multiplexer circuit. The multiplexer circuit includes a first differential output unit, a second differential output unit, and a selection unit. The first differential output...
|
|
|
7814345 |
Gate drive voltage selection for a voltage regulator
A system comprises a load and a voltage regulator. The voltage regulator is configured to select a gate drive signal from among a plurality of input voltages. The voltage regulator is configured to...
|
|
|
7808271 |
Time-balanced multiplexer switching methods and apparatus
Methods and apparatus are provided for time-balanced switching of multiplexer circuits. An embodiment of the invention includes a transistor chain coupled to the output of the multiplexer circuit....
|
|
|
7796064 |
Parallel-to-serial converter
A parallel-to-serial converter includes a data input unit configured to receive a plurality of parallel data by using a plurality of clock signals having different phases, and a parallel-to-serial...
|
|
|
7786762 |
Generic buffer circuits and methods for out of band signaling
Circuits and methods for a differential signal interface for coupling differential signals at a first frequency on a pair of opposite polarity signals to a multiple gigabit transceiver with generic...
|
|
|
7777534 |
Fraction-N frequency divider and method thereof
A fraction-N frequency divider includes a multi-phase clock generator, a first phase selector, a second phase selector, a glitch-free multiplexer, a control circuit, and a counter. The multi-phase...
|
|
|
7772910 |
Internal clock generator, system and method
An internal clock generator, system and method of generating the internal clock are disclosed. The method comprises detecting the level of an operating voltage within the system, comparing the...
|
|
|
7764206 |
Parallel-to-serial data sort device
A data sort device for converting parallel data to serial data is disclosed and provided. The data sort device may include a plurality of switches for receiving parallel data, each of which are...
|
|
|
7764107 |
Multiplexer circuit with combined level shifting and delay control functions
A digitally controlled circuit is arranged to provide the combined functions of level shifting, multiplexing, and delay control functions. The circuit is compact, and uses lower power and lower...
|
|
|
7746154 |
Multi-voltage multiplexer system
A multi-voltage multiplexer system includes multiple voltage inputs, each voltage input providing a different input voltage, and multiple control inputs operative to select one of the input...
|
|
|
7724027 |
Method and system for elastic signal pipelining
A method for configuring a signal path within a digital integrated circuit. The method includes transmitting an output from a first logic module, receiving the output at a second logic module, and...
|
|
|
7714641 |
Voltage regulator arrangement
A voltage regulator arrangement having a first voltage regulator, whose input connection is connected to the supply potential connection and whose output connection is connected to a first supply...
|
|
|
7705653 |
System and method for providing a compatible signal to a medical device
An interface system delivers an output signal having a first signal characteristic in response to first and second input signals having the first signal characteristic and a second, different...
|
|
|
7696783 |
Logic modules for semiconductor integrated circuits
A logic module (400) that is capable of implementing data-path and random logic (command Z in block 42) uses control logic for selectively coupling one or more of the input terminals (10, 12, 14,...
|
|
|
7679408 |
Glitchless clock multiplexer optimized for synchronous and asynchronous clocks
A circuit for switching clock signals with logic devices using a glitchless clock multiplexer optimized for synchronous and asynchronous clocks. The circuit comprises an asynchronous clock group...
|
|
|
7671634 |
Redundant clock switch circuit
A redundant clock switch circuit that includes two delay circuits and control logic is presented. The first delay circuit is configured to delay a first clock signal to produce a first delayed...
|
|
|
7652503 |
Semiconductor device
A semiconductor device includes an external pin, a control parameter decision circuit, and a register update circuit. The control parameter decision circuit includes a register and an output...
|
|
|
7629829 |
Phase mixing device for use in duty cycle correction
Disclosed is a duty cycle correction device for correcting a duty cycle of a clock signal output from a delay locked loop circuit. The duty cycle correction device includes a mixer for mixing...
|
|
|
7629828 |
Glitch-free clock multiplexer that provides an output clock signal based on edge detection
Clock multiplexing techniques generate an output clock signal by detecting edges of a selected input clock signal and toggling the output clock signal based on detected edges of the selected input...
|
|
|
7626438 |
Circuit to switch between clock signals and related method
An embodiment of a circuit switches between at least a first clock signal and a second clock signal in response to a corresponding switch command, and includes a selection module to select at a...
|
|
|
7609105 |
Voltage level generating device
The present invention discloses a voltage level generating device. The voltage level generating device includes: a reference voltage generating module, a first circuit module, a second circuit...
|
|
|
7605617 |
Method for switching a system clock and clock synchronization unit
A clock synchronization unit is provided for an electronic system, particularly for a microprocessor, that includes a first input for a first clock signal, a second input for a second clock signal,...
|
|
|
7605630 |
Delay circuit
A delay circuit respectively delays rising and falling edges of an input signal. The delay circuit comprises first and second delay lines, a control circuit, and first and second logic circuits....
|
|
|
7592851 |
High performance pseudo dynamic pulse controllable multiplexer
A high performance, set associative, cache memory tag multiplexer provides wide output pulse width without impacting hold time by separating the evaluation and restore paths and using a wider clock...
|
|
|
7586359 |
Signal coupling circuit and method
The invention provides a signal coupling circuit and method for coupling an analog input signal to a processing circuit. The signal coupling circuit includes a number of first coupling units, a...
|
|
|
7583129 |
Integrated circuit and method for operating the integrated circuit
An integrated circuit having cascade-connected multiplexers and a precharge unit. The cascade-connected multiplexers each have a plurality of data inputs, a data output, wherein each data input and...
|