|
Match
|
Document |
Document Title |
|
|
7615973 |
Adder and current mode switching regulator
Provided is an adder in which all of circuits can be constituted by CMOS transistors, a process is simplified, and a chip size can be reduced as compared with a conventional art. The adder...
|
|
|
7605634 |
Subtractor circuit and operational amplifier
Disclosed herein is a subtractor circuit for outputting an output voltage as a difference between a first input voltage and a second input voltage. The subtractor circuit may include a first...
|
|
|
7564286 |
Clock regeneration circuit
A clock regeneration circuit includes a half-bit delay device that outputs a half-bit delayed signal B of a multi-level input signal A, a one-bit delay device that outputs a one-bit delayed signal...
|
|
|
7532049 |
Reduced-noise frequency divider system
Embodiments of a reduced noise reduction system (“RNFDS”) include a frequency divider and a resampler in signal communication with the frequency divider. The frequency divider receives an input...
|
|
|
7471145 |
Procedure and circuit device for the subtraction of electrical signals
The invention relates to a procedure and a circuit device for the subtraction of electrical signals, with at least two regulating loops each comprising at least one amplifier unit. Advantageously,...
|
|
|
7409568 |
Power supply voltage droop compensated clock modulation for microprocessors
A voltage source droop compensated clock modulation for microprocessors is described. Specifically, the circuit reduces the clock frequency if a voltage source droop is detected.
|
|
|
7301391 |
Filtering variable offset amplifier
A current summing FIR filter can be implemented with multiple differential input stages and variable tail currents. The variable tail currents can be used to appropriately weight the present and...
|
|
|
RE39918 |
Direct current sum bandgap voltage comparator
A direct current sum bandgap voltage comparator for detecting voltage changes in a power supply. The direct current sum bandgap voltage comparator includes a summing node, current sources connected...
|
|
|
7282983 |
Secure and fast calculating unit
The calculating unit includes a dual rail input stage, a switching stage for a bit to be calculated and an output stage for an output bit, wherein the output stage provides a dual rail output. The...
|
|
|
7227397 |
System, method and circuits for generating a signal
The present invention relates to the field of electronics. More particularly, forms of the present invention relate to systems, methods and circuits for generating a signal. A system, method and...
|
|
|
7180360 |
Method and apparatus for summing DC voltages
A method and apparatus are provided for summing DC voltages, which employ at least one native transistor device to add a first DC input voltage to a second DC input voltage to produce a sum output.
|
|
|
7129761 |
Digital delay-locked loop circuits with hierarchical delay adjustment
Fine tuned signal phase adjustments are provided by multiple cascaded phase mixers. Each phase mixer outputs a signal having a phase between the phases of its two input signals. With each...
|
|
|
7116588 |
Low supply voltage temperature compensated reference voltage generator and method
A reference voltage generator uses a conventional forward junction voltage generating device and a conventional thermal generator to generate a thermal voltage. The forward junction voltage and the...
|
|
|
7075345 |
Frequency converter having low supply voltage
A frequency converter converts a first current signal having a first frequency into a second current signal having a second frequency different fro the first frequency. The frequency converter...
|
|
|
7053688 |
Constrained coefficient adaptation for continuous-time equalizers
A low-voltage constrained coefficient adaptation and multiplication is provided. To provide the constrained coefficient adaptation, an adder adds an adaptive differential control voltage to a...
|
|
|
7023378 |
Self-calibrating wideband phase continuous synthesizer and associated methods
The synthesizer and method provide a relatively wideband swept frequency signal and include generating a first swept frequency signal with a first generator, and successively switching between...
|
|
|
7002394 |
Low supply current RMS-to-DC converter
An RMS-to-DC converter implements the difference of squares function using two squaring cells operating in opposition to attain a balance. Each of the squaring cells is implemented as a...
|
|
|
6995594 |
Phase interpolator device and method
A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates. Each...
|
|
|
6982578 |
Digital delay-locked loop circuits with hierarchical delay adjustment
Fine tuned signal phase adjustments are provided by multiple cascaded phase mixers. Each phase mixer outputs a signal having a phase between the phases of its two input signals. With each...
|
|
|
6949962 |
Device for reducing the lag and the dark current in a particle detector, in particular a photon detector
The assembly formed by the amplifier 34 , the transistor 36 and the capacitor 28 fulfills the function of the amplifier 8 and the impedance 10 of the device shown in FIG. 4.
|
|
|
6940339 |
Mobility proportion current generator, and bias generator and amplifier using the same
A mobility proportion current generator comprises a voltage adder including a first MOS transistor, the voltage adder adding a voltage whose temperature dependency is small with respect to the...
|
|
|
6931331 |
Measurement interface optimized for both differential and single-ended inputs
Offset adjustments for both differential and single-ended measurements are accomplished in the same probe or system. Different variable offsets are provided for the positive and negative inputs of...
|
|
|
6931089 |
Phase-locked loop with analog phase rotator
A phase-locked loop includes a phase detector which receives an input signal and a first internal periodic signal and provides a phase signal indicative of a phase difference between the input...
|
|
|
6906560 |
Phase-continuous frequency synthesizer
A digitally controlled frequency synthesizer has a first direct digital synthesizer that generates a first phase-coherent, time-varying frequency, and a second direct digital synthesizer that...
|
|
|
6850109 |
Linear voltage subtractor/adder circuit and MOS differential amplifier circuit therefor
A voltage subtractor/adder circuit has a differential pair having first and second MOS transistors. Gate electrodes of the first and second MOS transistors form input terminals for receiving an...
|
|
|
6826393 |
Mixer circuit having component for frequency conversion
A mixer circuit according to the present invention includes a first differential transistor pair of two transistors, a second differential transistor pair of two transistors, an impedance element...
|
|
|
6762629 |
VCC adaptive dynamically variable frequency clock system for high performance low power microprocessors
A method and an apparatus for dynamically varying a clock frequency in a processor to adapt to VCC voltage changes. The method of one embodiment includes sampling a supply voltage at a plurality of...
|
|
|
6759891 |
Thermal shutdown circuit with hysteresis and method of using
An integrated circuit ( 10 ) includes a thermal shutdown circuit that incorporates hysteresis for shutting down a functional circuit ( 13 ) when its temperature exceeds a predefined value. First...
|
|
|
6724182 |
Tester and testing method for differential data drivers
A pair of resistors, having substantially equivalent resistance are arranged in series so that two data output lines of a differential data driver are connected to the ends of the series of...
|
|
|
6687494 |
Low power radio telephone image reject mixer
An image reject mixer for a low power battery operated radio telephone application. First and second doubly balance mixer circuits are connected to receive a differential radio frequency signal....
|
|
|
6636099 |
Logarithmic amplifier with temperature compensated detection scheme
A voltage mode logarithmic amplifier comprising: a first gain stage for providing an amplified rectified voltage signal responsive to an input voltage signal; a second gain stage for providing a...
|
|
|
6617909 |
Phase blender and multi-phase generator using the same
Disclosed are a phase blender for generating an output voltage having a phase difference with respect to first and second input voltages having a phase difference and a multi-phase generator using...
|
|
|
6611164 |
Weighted mean calculation circuit
The present invention relates to a weighted mean calculation circuit that comprises an inverting amplifier; a plurality of capacitors C 1 through Cn connected to the input terminal thereof;...
|
|
|
6591093 |
Circuit and method for frequency translation
A mixer circuit ( 21 ) includes first ( 31 ) and second ( 32 ) transconductance amplifiers, a switching circuit ( 34 ), and an oscillator processing stage ( 36 ). The transconductance amplifiers (...
|
|
|
6573766 |
Synthesizing a sine wave
A method and apparatus for synthesizing an approximation to a sine wave comprising generating a number of pulse width modulated signals, each having a predetermine duty cycle and being the same...
|
|
|
6563373 |
Filter circuit utilizing a plurality of sampling and holding circuits
An analog calculation circuit in a filter circuit is corrected in the calculation error by estimating the error from a calculation result of known inputs and known multiplier. A multiplier is...
|
|
|
6563369 |
Active current mirror circuit
A current summing circuit includes an active cascode pair of transistors having a source-drain junction connected to a summing node to receive an input current at the source-drain junction to...
|
|
|
6507227 |
Device and method for monitoring current delivered to a load
The device and method monitor the current delivered to a load through a power transistor including a sense transistor. The circuit includes a disturbances attenuating circuit that has a...
|
|
|
6493263 |
Semiconductor computing circuit and computing apparatus
Disclosed is a semiconductor computing circuit achievable with simple circuitry and capable of performing analog computations at high speed to compute an absolute-value voltage representing the...
|
|
|
6472925 |
Mixer circuit with negative feedback filtering
A mixer circuit having a high conversion gain which is excellent in linearity comprises an amplifier ( 1 A) for amplifying one of two signals to be mixed with each other. The amplifier ( 1 A)...
|
|
|
6456142 |
Circuit having dual feedback multipliers
An analog multiplier circuit utilizes a dual feedback structure, in which two multiplier core sections can be progressively enabled or disabled to varying degrees, thereby providing variable gain...
|
|
|
6448846 |
Controlled phase-canceling circuits/systems
By taking advantage of the ability to control the phase relationship between a processor's output (or portions of a processor's output) and the phase of the pre-processed signal (in a particular...
|
|
|
6404259 |
Device for generating digital control signals
The invention relates to a device for generating digital control signals having the following features: an oscillator ( 10 ), which has a digital output two storage means ( 20, 30 ) for storing...
|
|
|
6278724 |
Receiver in a spread spectrum communication system having low power analog multipliers and adders
A signal reception apparatus in the spread spectrum communication system requires only a small amount of circuitry and consumes a small amount of electric power. A quadrature detector decomposes...
|
|
|
RE37335 |
Ripple carry logic and method
Apparatus and method to logically process signals representative of multiple bits of multiple-bit numbers include successively delaying applications of the bit-representative signals to logical...
|
|
|
6246279 |
Output amplitude control circuit
The invention presents a circuit by which control of the output amplitude of digital analog converters can be carried out at high speed and with high precision. A first digital signal that is the...
|
|
|
6211717 |
Multiple differential pair transistor architecture having transconductance proportional to bias current for any transistor technology
A multiple differential pair circuit is disclosed having a transconductance, g m , proportional to the bias current, I 0 , for any transistor technology. The transistors utilized to construct each...
|
|
|
6208190 |
Minimizing effects of switching noise in mixed signal chips
An integrated circuit has a first circuit section and a second circuit section. The first circuit section has a local ground and is coupled to an external ground of a power supply for the first...
|
|
|
6201430 |
Computational circuit
The computational circuit adds a drain current of a first MIS transistor which is driven by inputting a signal obtained by superimposing an AC signal to a DC voltage, and a drain current of a...
|
|
|
6181187 |
Circuit for auto-centering control loop bias currents
A method and circuit for automatically centering the control loop bias current by sensing and "memorizing" the total steady state bias current used by the function block (VGA or VCO) through the...
|