|
Match
|
Document |
Document Title |
|
|
7355454 |
Energy recovery boost logic
A boost circuit is disclosed that includes a plurality of transistors connected between complementary phases of a clock signal. The boost circuit further includes a first electrical node connected...
|
|
|
7352227 |
Semiconductor device having plurality of circuits belonging to different voltage domains
A first inverter circuit comprises a first transistor in which one end of a current path is grounded, and a second transistor in which one end of a current path is connected to the other end of the...
|
|
|
7352207 |
Output driver with common mode feedback
A complementary metal-oxide semiconductor output driver provides a differential output signal having a particular differential voltage swing and a particular common mode voltage to a differential...
|
|
|
7352229 |
Reference clock receiver compliant with LVPECL, LVDS and PCI-Express supporting both AC coupling and DC coupling
A reference clock receiver structure according to the invention is provided. The structure preferably includes an input buffer that is formed from a PMOS differentiated pair of transistors and a...
|
|
|
7348800 |
Level shift circuit
A level shift circuit has a driving circuit and an output circuit. The driving circuit has a clamp circuit for receiving first and second bias potentials, outputting first and second drive signals...
|
|
|
7348813 |
Circuits and methods for reducing the effects of level shifter delays in systems operating in multiple voltage domains
A method of interfacing circuits operating in different voltage domains includes receiving a first signal with a first circuit operating in a first voltage domain and generating a second signal...
|
|
|
7345523 |
Tunnel device level shift circuit
A floating gate circuit having a floating gate and a level shift circuit. A first tunneling device formed between a first and second tunnel electrode is included for removing electrons from the...
|
|
|
7345522 |
Ramp down method and apparatus for stabilizing charge on a floating gate
A method and apparatus for stabilizing the charge on a floating gate in a floating gate reference voltage generator. After an initial high voltage set mode, the method and apparatus allows for a...
|
|
|
7336117 |
Enhancement of power on reliability in a dual power supply digital device with down converter
A dual power supply digital device includes a down converter for converting an externally applied supply voltage to a regulated first supply voltage for powering a core part of the logic circuitry...
|
|
|
7330017 |
Driver for a power converter and a method of driving a switch thereof
A driver for a power converter, method of driving a switch thereof, and a power converter employing the same. In one embodiment, the driver includes switching circuitry referenced to a voltage...
|
|
|
7323924 |
Level shifter circuit
A low-power consumption level shifter circuit is provided by preventing a through current which is generated when a level of a signal is changed. In order to prevent a through current which flows...
|
|
|
7323912 |
Half-bridge driver and power conversion system with such driver
A half-bridge driver includes first and second power switches, connected with their respective current paths in series, a pulse generator for generating a voltage pulse waveform, arranged to drive...
|
|
|
7323923 |
Driver circuit
A driver circuit is provided for preventing generation of a pass-through current in a CMOS output unit even if a power supply voltage VDD supplied from a low voltage power supply drops below a...
|
|
|
7321252 |
Semiconductor integrated circuit
In order to provide a semiconductor IC unit such as a microprocessor, etc., which satisfies both fast operation and lower power consumption properties with its high quality kept, the semiconductor...
|
|
|
7319356 |
Multiplexer circuit with combined level shifting and delay control functions
A digitally controlled circuit is arranged to provide the combined functions of level shifting, multiplexing, and delay control functions. The circuit is compact, and uses lower power and lower...
|
|
|
7317333 |
Large loading split I/O driver with negligible crowbar
A pre-driver for large I/O pull-up and pull-down transistors is provided so that the I/O pull-up and pull-down transistors do not experience crowbar current, and the pre-driver circuit likewise...
|
|
|
7317338 |
Data input buffer in semiconductor device
The present invention provides an input buffer for use in a semiconductor device reducing a current consumption and maintaining a reliable operation speed by detecting a level of the reference...
|
|
|
7310012 |
Voltage level shifter apparatus
A voltage level shifter apparatus is provided. The voltage level shifter apparatus includes a first dynamic-bias generator, a second dynamic-bias generator, and a level supply circuit. The first...
|
|
|
7308044 |
Technique for receiving differential multi-PAM signals
A technique for receiving differential multi-PAM signals is disclosed. In one particular exemplary embodiment, the technique may be realized as a differential multi-PAM extractor circuit. In this...
|
|
|
7307458 |
Voltage mode serial interface driver with PVT compensated impedance
A serial communication interface driver is provided wherein current steering switches are also used to provide termination impedances. The output voltage can be produced by a voltage-dividing...
|
|
|
7304502 |
Level shifter and flat panel display comprising the same
A level shifter and a flat panel display comprising the same, with reduced power consumption. The level shifter includes: a first transistor to apply a first voltage to an output terminal in...
|
|
|
7304525 |
Level converter
A level converter is disclosed. In one embodiment, the level converter includes a first and second input for applying a first voltage and first and second output terminals for providing a second...
|
|
|
7304524 |
Data interface circuit and data transmitting method
p-channel MOS transistors are turned on alternatively when a positive phase signal and an opposite phase signal each generated from a first voltage signal. Moreover, n-channel MOS transistors are...
|
|
|
7301374 |
Chip for operating in multi power conditions and system having the same
An apparatus for controlling an I/O interface of a chip operated in multi-power conditions includes an enable signal generator for generating an enable signal based on a chip power down signal; a...
|
|
|
7301386 |
Apparatus for improved delay voltage level shifting for large voltage differentials
A voltage level shifting device for translating a lower operating voltage to a higher operating voltage includes a first input node coupled to a first pull down device and a second input node...
|
|
|
7301370 |
High-speed differential logic to CMOS translator architecture with low data-dependent jitter and duty cycle distortion
Disclosed are various embodiments of a differential logic to CMOS logic translator including a level-shifting and buffering stage configured to receive differential inputs and to provide resulting...
|
|
|
7298196 |
Level shifter circuit with stress test function
A level shifter circuit includes first and second reference potential supply lines; first and second output potential supply circuits each connected between the first and second reference potential...
|
|
|
7295056 |
Level shift circuit
A level shift circuit having a latch function includes a precharging PMOS transistor MP 1 which is turned on in a precharge period to interrupt a through current of an input stage, an NMOS...
|
|
|
7292217 |
Source driver and liquid crystal display using the same
A low-power-consumption source driver for a liquid crystal display is provided. More than one middle voltage level for the level shifter and the output buffer is provided, in addition to the power...
|
|
|
7288981 |
Voltage translator circuits using capacitive techniques
A voltage translator circuit and a method for operating the same. The voltage translator circuit includes (a) an input node, an output node, and a ground node; (b) a voltage divider circuit...
|
|
|
7288982 |
Signal converting circuit
A signal converting circuit includes a voltage level converter circuit, a power circuit, a signal separation circuit, a signal modifying circuit, and a clamping circuit. The power circuit provides...
|
|
|
7288967 |
Differential output driver and semiconductor device having the same
An embodiment of a differential output driver includes a driver to generate an inverted output signal in response to an input signal and a first control signal, and to further generate an output...
|
|
|
7286005 |
Supply voltage switching circuit
A supply voltage switching circuit for a computer includes a chipset, a first transistor, a second transistor, and a third transistor. The chipset includes a first MOSFET and a second MOSFET. A 5V...
|
|
|
7282964 |
Circuit for detecting transitions on either of two signal lines referenced at different power supply levels
A transition detect circuit includes: a first input port referenced to a first supply voltage node and a second input port referenced to a second supply voltage node. The circuit simultaneously...
|
|
|
7283116 |
Scan driver and scan driving system with low input voltage, and their level shift voltage circuit
Scan driver and driving system with low input voltage and their level shift circuit are disclosed. The scan driver includes a latch unit, a level shift circuit and a buffer. The latch unit...
|
|
|
7282981 |
Level conversion circuit with improved margin of level shift operation and level shifting delays
To provide a level shift circuit in which the margin of level shift operation is prevented from deteriorating when the potential difference between a first power supply and a second power supply is...
|
|
|
7279937 |
Programmable amplitude line driver
Embodiments of the invention include an integrated circuit including a line driver. The integrated circuit includes a voltage mode driver comprising complementary first and second input voltage...
|
|
|
7279952 |
Voltage clamp circuit with reduced I/O capacitance
A voltage converter includes a first N-channel MOSFET transistor, an inverter, a plurality of serially-connected diodes and a second N-channel MOSFET transistor. The inverter is coupled to the gate...
|
|
|
7276953 |
Level shifting input buffer circuit
An input circuit ( 200 ) operating at a predetermined power supply voltage (V PW ) can level shift a high voltage input signal (V INHV ) from a higher voltage value to the lower power supply...
|
|
|
7274216 |
Duty cycle controlled CML-CMOS converter
There is provided a CML to CMOS converter comprising two current sources both connected between a first power supply, having a first potential, and a driving node, first and second push-pull drive...
|
|
|
7271639 |
Voltage level converter circuit and semiconductor integrated circuit device
Differential signals are supplied to gates of first and second transistors. One end and a gate of a third transistor are connected to a signal output node. One end and a gate of a fourth transistor...
|
|
|
7265581 |
Level shifter
The level shifter comprises a coupling block, a PMOS switch, a first PMOS transistor and a second PMOS transistor. The coupling block receives a first signal and a second signal to generate a first...
|
|
|
7265600 |
Level shifter system and method to minimize duty cycle error due to voltage differences across power domains
The present invention provides for a system comprising a first stable voltage module configured to receive a first power supply from a first power supply domain and to generate a first stable...
|
|
|
7262651 |
Differential input buffer circuit with rail-to-rail input range
An input buffer circuit achieving rail-to-rail operation maintains a uniform common mode output voltage even though an input signal having any voltage level is inputted. The input buffer circuit...
|
|
|
7259590 |
Driver for multi-voltage island/core architecture
A system and method for providing a driver for a multi-voltage island/core architecture of an integrated circuit chip are provided. A complementary metal oxide semiconductor (CMOS) inverter is...
|
|
|
7259589 |
Visual or multimedia interface bus switch with level-shifted ground and input protection against non-compliant transmission-minimized differential signaling (TMDS) transmitter
A bus switch chip is limited to operating with a power-supply voltage of 1.8 volts relative to a 0-volt ground. Differential bus signals switched through the bus switch chip swing from 2.7 to 3.3...
|
|
|
7259610 |
Static CMOS logic level shift circuit with a low logic input count high switching speed and low power dissipation
A level shift circuit with high switching speed and low power dissipation is described. The circuit includes two short channel transistors, two long channel transistors, and two switching...
|
|
|
7256617 |
Method and apparatus to linearize output buffer and on-chip termination
A driver circuit that outputs a data signal uses feedback of the data signal to the driver circuit to modulate a drive strength of the driver circuit. The driver circuit has a pull-up driver stage...
|
|
|
7250792 |
High speed differential pre-driver using common mode pre-charge
In general, the embodiments introduce a pre-charge state between an idle state (when no data in being transmitted) and an active state (when data is being transmitted). In the pre-charge state,...
|
|
|
7251740 |
Apparatus coupling two circuits having different supply voltage sources
An apparatus for coupling two circuits having different supply voltages is described herein.
|