|
Match
|
Document |
Document Title |
|
|
6342996 |
Single gate oxide high to low level converter circuit with overvoltage protection
An input stage circuit and method provides voltage level conversion and overvoltage protection for an input stage circuit using a single gate oxide pass circuit and a single gate oxide voltage...
|
|
|
6340911 |
Level conversion circuit having differential circuit employing MOSFET
Disclosed herein is a level conversion circuit which operates at high speeds even at a low power-supply voltage. The level conversion circuit is largely constituted by an emitter follower section ...
|
|
|
6337586 |
Differential transmission driver circuit
A driver circuit is provided, which has output characteristics capable of satisfying the DC and AC LVDS standards even if the power source and temperature fluctuate, has LVDS output...
|
|
|
6333663 |
High voltage tolerant interface circuit
A high-voltage tolerant interface circuit includes a terminal, first and second buffers, and a voltage controller. The first buffer includes MOS transistors having electrodes connected to the...
|
|
|
6333662 |
Latch type level shift circuit
A latch type level shift circuit includes an internal power supply potential generating circuit for generating first and second internal power supply potentials; a latch circuit having first and...
|
|
|
6326839 |
Apparatus for translating a voltage
A low voltage current source generates low voltage signals for powering a variable frequency oscillator. The low voltage signals are at a slightly higher voltage until a negative substrate bias is...
|
|
|
6323704 |
Multiple voltage compatible I/O buffer
Input and output buffer circuitry (12, 14, 16) is provided which are compatible with busses operating at different voltage levels. The buffer circuitry is self-configuring based on the type of bus...
|
|
|
6320446 |
System for improving low voltage CMOS performance
A system for increasing the speed and noise immunity of signals transmitted in low voltage CMOS applications. The system includes a transmission device for transmitting a signal in a CMOS circuit,...
|
|
|
6313686 |
Waveform output device with EMI noise canceler mechanism
When PMOS transistors are successively turned off, the resistance between a PMOS transistor and a power supply VDD is changed, and the amplitude of a waveform at the junction between the...
|
|
|
6310493 |
Semiconductor integrated circuit
In a semiconductor integrated circuit, an input-output circuit includes a flip-flop circuit (a front stage of an output circuit) between an input circuit unit and a tri-state output circuit unit (a...
|
|
|
6297751 |
Low-voltage joystick port interface
The joystick port interface includes an integrated circuit receiving an analog joystick position measurement signal and outputting a digital pulse signal to a processor which signifies a joystick...
|
|
|
6294944 |
Interface circuit and interface circuit delay time controlling method
An interface cell transmits a signal with a delay time corresponding to a delay time control signal. A delay time control circuit consists of a delay chain and a PLL circuit. The delay chain...
|
|
|
6288591 |
Level shifter for multiple supply voltage circuitry
A voltage level shifter and an associated level shifting method for shifting from a low voltage input signal to a high voltage output signal are discussed. The level shifter includes a voltage...
|
|
|
6285250 |
Signal processing integrated circuit which limits current flow through a path between digital and analog signal processing means on a common substrate
A signal processing apparatus is formed on a single semiconductor substrate and includes in a mixed relation an analog signal processing section and a digital signal processing section. A plurality...
|
|
|
6285233 |
Low consumption electronic level shifter device
An electronic level shifter device having very low power consumption includes a first voltage reference from a power supply and a second voltage reference from a ground. The shifter device includes...
|
|
|
6278339 |
Termination resistance independent system for impedance matching in high speed input-output chip interfacing
An impedance matching system and a network for impedance matching at a driver circuit output for high frequency input-output devices. The impedance matching network comprises an adjustable-length...
|
|
|
6275070 |
Integrated circuit having a high speed clock input buffer
An integrated circuit (100) includes an input buffer circuit (122) having an input stage (150), a delay element (178), inverter (176), and a level shifter (156). The input stage (150) receives an...
|
|
|
6271707 |
Level shifter
A level shifter for use in an integrated circuit that translates a binary input signal having a low voltage level to a binary output signal having a different voltage level. The level shifter (10)...
|
|
|
6268755 |
MOSFET predrive circuit with independent control of the output voltage rise and fall time, with improved latch immunity
A voltage level shifting circuit (60) and method for accomplishing a voltage level change includes a voltage level shifting circuit (65) to change an input voltage to a shifted voltage level. A...
|
|
|
6268759 |
Low-power 5-volt input/output tolerant circuit with power-down control for a low voltage CMOS crossbar switch
A low voltage CMOS bus switch (20) adapted to connect to a 5V bus (A,B) in a controlled and power-efficient manner. A voltage reference circuit (30) monitors the state of the power supply (Vcc) and...
|
|
|
6265926 |
Programmable PCI overvoltage input clamp
An input/output (I/O) circuit is provided for selectively sinking current from an I/O pin. The I/O circuit includes: an output driver; a well bias circuit coupled to the I/O pin, the output driver,...
|
|
|
6265896 |
Level transfer circuit for LVCMOS applications
A fully static level translation circuit having a standby power close to zero. The level translation circuit for translating the voltage level of an input signal having a first voltage level to...
|
|
|
6262599 |
Level shifting CMOS I/O buffer
A low power CMOS bidirectional I/O buffer that translates low voltage core logic level signals into the higher voltage logic level signals. A first predrive stage is provided, comprising buffers...
|
|
|
6259299 |
CMOS level shift circuit for integrated circuits
There is provided a level shift circuit which includes an input terminal for receiving a logic input signal changing between a first voltage and a reference voltage. An output terminal provides a...
|
|
|
6259298 |
Method and an arrangement for adapting from a DC point of view a first circuit to at least one second circuit
In a method and an arrangement for adapting, from a DC point of view, the signal input of a first circuit, lying at a first DC voltage, to the signal output of at least one second circuit, lying at...
|
|
|
6259300 |
Differential input interface circuit and method for adjusting DC levels of differential input signals
A differential input interface circuit includes a reference level generation stage generating a DC level that coincides with the DC level within the system; capacitors for cutting-off the DC level...
|
|
|
6255874 |
Transistor channel width and slew rate correction circuit and method
A driver circuit implemented in an integrated circuit for driving an output node, typically connected to another integrated circuit. The driver circuit includes a control section which produces a...
|
|
|
6249169 |
Transistor output circuit
A transistor output circuit generates an output signal having a voltage greater than a breakdown voltage of the transistors used to construct the output circuit. The output circuit includes an NMOS...
|
|
|
6242962 |
Level shift circuit having plural level shift stage stepwise changing potential range without applying large potential difference to component transistors
A level shift circuit has plural level shift stages connected in series between an input node and an output node for producing an output signal, and a first level shift stage, an intermediate level...
|
|
|
6240027 |
Approach to provide high external voltage for flash memory erase
In this invention external high voltages are connected to a chip containing a flash memory that are connected to selected cells to be erased. Internal pump circuits contained on the chip are turned...
|
|
|
6239644 |
Clock stretcher and level shifter with small component count and low power consumption
A clock stretching circuit (110) mites between a synchronous bus (112) and a microcontroller (124) which is asleep most of the time to save electrical power. The bus is of a type in which a slow...
|
|
|
6236256 |
Voltage level converters
A voltage level converter for converting an input signal at a first voltage level to an output signal at a second voltage level, the converter comprises: an input for receiving said input signal;...
|
|
|
6236244 |
High voltage level shifter for driving an output stage
The invention relates to an electronic level shifter circuit for driving a high-voltage output stage. This output stage comprises a complementary pair of transistors connected between first and...
|
|
|
6232818 |
Voltage translator
A voltage translator features an isolation circuit, connected to two inverters which are operated by different voltage levels, to selectively isolate one of the inverters from the source voltage...
|
|
|
6232819 |
Semiconductor integrated circuit device and low-amplitude signal receiving method
When signal transmission is performed between two semiconductor integrated circuit devices in synchronization with a clock signal using a small signal amplitude relative to an operating voltage of...
|
|
|
6229296 |
Circuit and method for measuring and forcing an internal voltage of an integrated circuit
A circuit for reading and forcing a voltage at a node of an integrated circuit. In one embodiment, the circuit comprises a pass element that has an output that is coupled to a pin of the integrated...
|
|
|
6229373 |
Level shifter
The invention relates to a level shifter coupled to a circuit of a predetermined value, includes a differential amplifier with a first input coupled to the reference voltage and a second input...
|
|
|
6225833 |
Differential sense amplifier with voltage margin enhancement
A sense amplifier includes a voltage supply terminal, first and second differential bit line inputs and a differential amplifier. The differential amplifier has first and second amplifier inputs,...
|
|
|
6218707 |
Leakage-free integrated electronic switch
An electronic switch in integrated circuit from includes a first n-channel MOS transistor and a second n-channel MOS transistor with respective source-drain paths in series between an input...
|
|
|
6201429 |
Clamped cascode level shifter circuit
An improved level shifter circuit that toggles a "flying Flip-Flop" comprising a cross-coupled inverter pair with control devices driven out of phase through a pair of cascode transistors. The...
|
|
|
6201428 |
5-volt tolerant 3-volt drive push-pull buffer/driver
A buffer/driver system that operates on an input signal to provide an output signal with a sufficient capability at an output terminal to drive a particular interface is disclosed. The input signal...
|
|
|
6198330 |
Adaptive-load inverters and methods
Inverters are provided which adapt their output impedance to the driven load and thereby enhance inverter performance (e.g., current drive, switching speed and common-mode rejection). An inverter...
|
|
|
6194944 |
Input structure for I/O device
An input structure protects an Integrated Circuit (IC) against increases in the IC pad voltage when the supply voltage to the IC is tuned off. The input structure includes circuitry for...
|
|
|
6194945 |
Dual threshold digital receiver with large noise margin
A receiver circuit has a high threshold of 3.3รท2 volts and maximum noise margin. This is achieved by making two transistors in the receiver have channel resistances, under the condition whereas...
|
|
|
6191633 |
Semiconductor integrated circuit with protection circuit against electrostatic discharge
A Semiconductor integrated circuit with a protection circuit against electrostatic discharge. A clamping element is connected with MIS transistor to prevent the breakdown under the charged device...
|
|
|
6191634 |
Data communications system and interface apparatus for data communications
A data communication interface between a high-power device and a low-power device enabling wherein a cable having connectors at its both ends connects the high-power device and the low-power...
|
|
|
6191635 |
Level shifting circuit having a fixed output common mode level
The invention relates to an electronic circuit, and in particular embodiments to a level shifting circuit having an output common mode voltage independent of the input common mode voltage, and...
|
|
|
6191636 |
Input buffer/level shifter
A circuit is presented comprising a first device and a second device. The first device may be configured to operate at a first supply voltage and may be configured to generate a pull-up signal in...
|
|
|
6188243 |
Input/output circuit with high input/output voltage tolerance
An input/output (I/O) circuit with a high I/O voltage tolerance is provided for use in conjunction with an IC device that operates with two system voltages, such as 3.3 V and 5 V. The particular...
|
|
|
6184738 |
Input buffer for supplying semiconductor device with internal signal based on comparison of external signal with reference potential
An input buffer of a semiconductor device is provided. A first voltage shift circuit converts an input signal formed of a low amplitude logic signal overlapping 1.65V or 2.9V to a first signal...
|