|
Match
|
Document |
Document Title |
|
|
7624365 |
Semiconductor integrated device and apparatus for designing the same
A semiconductor integrated device includes a plurality of power system circuit units, a first circuit unit to which electric power is supplied from first power supply wiring, and first ground...
|
|
|
7602866 |
Signal receiver devices and methods
A method/apparatus is provided that detects impairment in a received signal and employs the structure in the receiver that is designed for that purpose. Preferably, the method/apparatus detects the...
|
|
|
7593461 |
Multi-user detection using equalization and successive interference cancellation
A plurality of signals are received in a shared spectrum. Samples of the received user signals are produced as a received vector. The received vector is segmented into a plurality of segments. For...
|
|
|
7580487 |
Apparatus and method for estimating a carrier to interference and noise ratio in a communication system
An apparatus and a method for estimating a carrier to interference and noise ratio (CINR) in a communication system. The CINR value is precisely estimated by removing the error floor value, which...
|
|
|
7564287 |
High voltage tolerant input buffer
An input buffer protection circuit is disclosed which comprises a NMOS transistor with a source, drain and gate coupled to an input terminal of the input buffer, a pad and a chip peripheral...
|
|
|
7558348 |
Radio frequency antenna system and high-speed digital data link to reduce electromagnetic interference for wireless communications
A radio frequency antenna system and high-speed digital data link are disclosed to, among other things, reduce electromagnetic interference (“EMI”) at relatively high data rates while reducing...
|
|
|
7554839 |
Symmetric blocking transient voltage suppressor (TVS) using bipolar transistor base snatch
A symmetrical blocking transient voltage suppressing (TVS) circuit for suppressing a transient voltage includes an NPN transistor having a base electrically connected to a common source of two...
|
|
|
7545893 |
Single antenna interference cancellation via complement subspace projection in spatial-temporal expansion of noise estimation
Interference rejection in a wireless communication system involves determining a complement spatial-temporal signal subspace that is complement to a spatial-temporal signal subspace of an...
|
|
|
7538612 |
Control circuit for diode based RF circuits
A control circuit for diode based RF circuit ( 6 ) comprising at least one analog communicating device ( 2, 3 ) having a plurality of digital control lines (A 0 , A 1 , A 2 , En 1 , B 0 , B 1 , B 2...
|
|
|
7528643 |
Semiconductor device, electronic device having the same, and driving method of the same
A digital circuit which can operate normally regardless of binary potentials of an input signal is provided. A semiconductor device comprising a correcting unit and one or a plurality of circuit...
|
|
|
7511563 |
Ripple current reduction circuit
A ripple current reduction circuit includes a supply node coupled to the output of a high ripple voltage source such as a charge pump. A first current mirror is referred to the supply node and...
|
|
|
7466608 |
Data input/output circuit having data inversion determination function and semiconductor memory device having the same
A data input/output circuit of a semiconductor memory device has a data inversion determination function. In an input mode, the data input/output circuit inverts an input data group in response to...
|
|
|
7428279 |
Reduced complexity sliding window based equalizer
A sliding window based data estimation is performed. An error is introduced in the data estimation due to the communication model modeling the relationship between the transmitted and received...
|
|
|
7330063 |
Circuit arrangement for limiting a ringing current
A circuit arrangement for bidirectional current limiting comprises a first transistor, a second transistor, a first resistor, a first zener diode and a second zener diode. The first transistor...
|
|
|
7221206 |
Integrated circuit device having clock signal output circuit
Integrated circuit device includes: a wiring; a clock signal output circuit including a ring oscillator; an internal circuit; an internal power supply generation circuit for supplying an electric...
|
|
|
7161379 |
Shunted current reduction
One disclosed method comprises drawing current from a termination voltage supply and through a termination voltage delivery network by termination circuitry in response to a first signal on one or...
|
|
|
7110479 |
Method for determining the quality of a communication channel
In accordance with the present invention, there are provided methods for estimating the level of interferers and the level of a useful signal in a spectral window of a given bandwidth in a...
|
|
|
7110445 |
Oversampled clip-shaping
The present invention provides an apparatus, system and method of peak-to-average reduction of an oversampled signal for a digital communication system. Peak detection 504 and width measurement ...
|
|
|
7102864 |
Latch-up-free ESD protection circuit using SCR
A latch-up-free ESD protection circuit using SCR is disclosed, in which an SCR is connected between the input pad and the negative power supply; a turn-on switch and a turn-off switch are connected...
|
|
|
7042969 |
Method and apparatus for frame alignment in discrete multitone transceivers
A method and apparatus for determining frame alignment in a discrete multitone transceiver by determining a rotation of the coefficients of the shortening channel impulse response for which inter...
|
|
|
7042967 |
Reduced complexity sliding window based equalizer
The present invention has many aspects. One aspect of the invention is to perform equalization using a sliding window approach. A second aspect reuses information derived for each window for use by...
|
|
|
6958637 |
Spark current cancellation in charge pump of high speed phase lock loop circuit
A structure and associated method to control spark current in a phase lock loop circuit. The phase lock loop circuit includes a voltage controlled oscillator, a phase comparator circuit, and a...
|
|
|
6946890 |
Low noise level shifting circuits and methods and systems using the same
A driver circuit includes an operational amplifier having an input and an output coupled by a feedback element. A voltage level shifter generates a voltage drop from the operational amplifier...
|
|
|
6940340 |
Noise-proof bus circuit
A noise-free bus circuit for diminishing noises of an original clock signal over a bus. The noise-free bus circuit has a connection wire module and a voltage detection circuit. The connection wire...
|
|
|
6859087 |
Half-bridge high voltage gate driver providing protection of a transistor
A gate drive integrated circuit for switching power transistors using an external controller includes a gate driving capability and low quiescent current and allows use of a bootstrap supply...
|
|
|
6788517 |
Conduction line decoupling circuit
A decoupling circuit for decoupling conduction lines from each other, the circuit including at least one pass gate element having conduction terminals connected to the conduction lines and having...
|
|
|
6774836 |
Method for delta-noise reduction
A method, digital circuit system and program product for reducing delta-I noise in a plurality of activity units connected to a common DC-supply voltage. In order to smooth the fluctuations...
|
|
|
6756834 |
Direct power-to-ground ESD protection with an electrostatic common-discharge line
ESD protection is provided by local ESD-protection devices between each pad and a common-discharge line (CDL). Each ESD-protection device has p-well or p-substrate taps to a local ground rather...
|
|
|
6754480 |
Baseband analog circuit with improved noise characteristics
A baseband analog circuit includes a demodulator to demodulate a received signal and to output a baseband analog signal, a low-pass filter to filter the demodulated baseband analog signal, and an...
|
|
|
6747501 |
Dual-triggered electrostatic discharge protection circuit
An integrated circuit that includes a signal pad, a clamping circuit including a first NMOS transistor having a drain, a source, a gate and a substrate, wherein the drain of the first NMOS...
|
|
|
6738415 |
Bi-directional communication system
A bi-directional communication system and transceiver configuration are described, which employ a bi-directional reference to account for both common-mode and differential noise introduced at...
|
|
|
6734711 |
Slow input transition stabilizer circuit
An input transition stabilizer circuit, adapted to stabilize an input transition of a signal appearing at the input of an input circuit, the input transition stabilizer circuit includes a resistor...
|
|
|
6714061 |
Semiconductor controlled rectifier / semiconductor controlled switch based ESD power supply clamp with active bias timer circuitry
A circuit for reducing leakage current in an ESD overvoltage protection circuit is described. Specifically, the circuit uses a semiconductor controlled rectifier or a semiconductor controlled...
|
|
|
6710725 |
Acoustic noise suppressing circuit by selective enablement of an interpolator
Transient signals resulting from format changes in a signal processing circuit that cause audible popping and clicking noises are simply and efficiently eliminated by disabling handling of data...
|
|
|
6696869 |
Buffer circuit for a high-bandwidth analog to digital converter
The present invention relates to improved ADC buffers and AFEs for high frequency applications, such as VDSL. The present invention can also be programmably configured for other xDSL applications....
|
|
|
6661273 |
Substrate pump circuit and method for I/O ESD protection
A substrate pump circuit and method for I/O ESD protection including NMOS fingers connected to the interconnection between an I/O pad and an internal circuit comprises a MOS device connected to the...
|
|
|
6654214 |
Electrostatic discharge compatible voltage reference buffer
Electrostatic discharge protection is provided to an integrated circuit in which, for a particular embodiment, the integrated circuit comprises a switched capacitor circuit having a plurality of...
|
|
|
6650165 |
Localized electrostatic discharge protection for integrated circuit input/output pads
Systems and methods are disclosed for localized electrostatic discharge protection of integrated circuit input/output pads. The localized clamp is isolated from the main supply voltage clamp and...
|
|
|
6650164 |
Off-leak current cancel circuit
An off-leak current cancel circuit includes an input protection circuit having a first protection transistor connected between a terminal and a high power potential, and a second protection...
|
|
|
6624682 |
Method and an apparatus to actively sink current in an integrated circuit with a floating I/O supply voltage
Described is an apparatus and a method for pulling an integrated circuit I/O pad to a known state and providing a current path between the pad and a source of potential during periods when an I/O...
|
|
|
6600356 |
ESD protection circuit with controlled breakdown voltage
An ESD protection circuit utilizes a trigger network to allow the user to select the breakdown voltage of an avalanche transistor. By implementing the trigger network as a string of diodes coupled...
|
|
|
6597227 |
System for providing electrostatic discharge protection for high-speed integrated circuits
An ESD protection circuit uses an inductor to create an electromagnetic resonance in conjunction with the load capacitance of a conventional ESD device. By properly tuning the resonance of this...
|
|
|
6594131 |
Over current protection circuit of semiconductor switching device
In an over current protection circuit of a semiconductor switching device, a change in a main current of a semiconductor switching device with respect to a change in the detected voltage of the...
|
|
|
6593797 |
High-frequency integrated transistor module
A high-frequency integrated transistor module includes a bipolar transistor having at least one emitter finger, which is internally connected in series with a resistor to provide a DC current path...
|
|
|
6573778 |
Electrostatic discharge protection device for an integrated transistor
A protection device includes a switching transistor (M 11 ), connected between the gate of the output transistor (TS 1 ) and ground, and a control circuit (CM), connected to the gate of the...
|
|
|
6552594 |
Output buffer with improved ESD protection
The present invention provides a buffer for voltage ringing and overshooting suppression that improves the ESD protection. The buffer comprises a transistor and a resistance modulator. The...
|
|
|
6542012 |
Circuit for driving gate of IGBT inverter
Disclosed is a circuit for driving a gate of an IGBT (insulated gate bipolar transistor) inverter. The present invention includes a first IGBT of which collector is connected to a DC voltage, a...
|
|
|
6529059 |
Output stage ESD protection for an integrated circuit
An integrated circuit including a transistor having a first electrode coupled to an output bond pad and a second electrode coupled to a reference potential, such as ground bond pad. A degeneration...
|
|
|
6518815 |
Power device with protection against undesirable self-activation
A MOS-type power device having a drain terminal, a source terminal, and a gate terminal; and a protection circuit having a first conduction terminal connected to the gate terminal, via a diffused...
|
|
|
6515531 |
Multichip configuration
A multichip configuration in which a plurality of semiconductor chips in a module are connected together in such a way that the voltage drop across internal gate resistors is minimized, in order in...
|