|
Match
|
Document |
Document Title |
|
|
8143931 |
Flag signal generation circuit and semiconductor device having the same
A flag signal generation circuit includes a first periodic signal detection unit, a second periodic signal detection unit, and a flag signal output unit. The first periodic signal detection unit is...
|
|
|
8116321 |
System and method for routing asynchronous signals
A router, for routing at least one input signal to at least one output, comprises at least one input module and at least one output module. Each of the input and output modules includes at least...
|
|
|
8103021 |
Audio reproducing apparatus
An audio reproducing apparatus includes a power supply, an amplifier, a speaker, and a controller. The power supply is for supplying a voltage. The amplifier is for receiving the voltage and audio...
|
|
|
8093937 |
Seamless coarse and fine delay structure for high performance DLL
A clock synchronization system and method avoids output clock jitter at high frequencies and also achieves a smooth phase transition at a boundary of coarse and fine delays. The system may use a...
|
|
|
8089427 |
Display control circuit for vacuum fluorescent display
The invention provides display control circuits for Vacuum Fluorescent Displays (VFDs). The display control circuit controls a plurality of display units of the VFD and comprises an image signal...
|
|
|
8058920 |
***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** Flag signal generation circuit and semiconductor device having the same
A flag signal generation circuit includes a first periodic signal detection unit, a second periodic signal detection unit, and a flag signal output unit. The first periodic signal detection unit is...
|
|
|
8049547 |
Semiconductor integrated circuit and signal adjusting method
A semiconductor device includes a first signal generator that generates a plurality of second signals having a delay relative to a first signal and having states that change at different timings. A...
|
|
|
8020027 |
Timing control in a specialized processing block
The tension between fmax and Tco in a specialized processing block of a programmable integrated circuit device can be reduced by providing variable delays on the clock inputs of the pipeline...
|
|
|
8014440 |
Frequency adjusting method of a CDR circuit and apparatus thereof
A frequency adjusting method of a CDR circuit and apparatus thereof are provided. The adjusting method is applied to a receiver apparatus connected to an outer apparatus. The outer apparatus, after...
|
|
|
8008949 |
Clock selection for a communications processor having a sleep mode
A clock selector operative on two clocks operating on different domains and responsive to a SELECT input provides a transition from a first clock to a second clock, and from a second clock to a...
|
|
|
7977996 |
Pulse generator with precision edge placement
A digital pulse generator including a fractional delay filter is provided as having a plurality of step response functions that can be selected on a sample by sample basis by selection of filter...
|
|
|
7956650 |
Input circuit of semiconductor integrated circuit
An input circuit is disclosed. The input circuit can include a cross voltage generating block that can be configured to perform charge-sharing on a pair of input signals whose phases are opposite...
|
|
|
7952414 |
Phase clock generator
Disclosed is a phase clock generator. The phase clock generator can include transistors and a buffer. The transistors are connected between a power line and a grounding line and are provided in a...
|
|
|
7944241 |
Circuit for glitchless switching between asynchronous clocks
A circuit for glitchless switching between asynchronous clocks includes a select circuit and enable circuits. The select circuit receives a selection signal for selecting one of the clock input...
|
|
|
7940104 |
Signal generating apparatus, filter apparatus, signal generating method and filtering method
There is provided a signal generating apparatus including: a multiphase oscillating portion for generating a number of base signals having the same frequency and a predetermined phase difference of...
|
|
|
7936200 |
Apparatus and method for providing a clock signal
A clock circuit which may include a first clock input for receiving a first clock signal and a second clock input for receiving a second clock signal. A clock calibration unit is connected to the...
|
|
|
7936199 |
Apparatus and method for external to internal clock generation
A phase recombination circuit includes a first phase input and a first one-shot pulse generator adapted to receive the first phase input and produce a first signal to pull a signal to a first...
|
|
|
7936198 |
Progamable control clock circuit for arrays
A programmable clock control circuit includes a base block, a chop block, and a pulse width variation block coupled between the chop block and the base block that receives the chop block output and...
|
|
|
7932768 |
Apparatus and method for generating a clock signal
An apparatus and method are disclosed for generating one or more clock signals. A clock signal is generated based on pattern signals and a reference clock signal. When the reference clock signal...
|
|
|
7920002 |
Pulse synthesis circuit
A high-level period of each of n first pulse signals partially or wholly overlaps a period during which all of n second pulse signals are at the low level. A high-level period of each of the n...
|
|
|
7911239 |
Glitch-free clock signal multiplexer circuit and method of operation
Techniques for the design and use of a digital signal processor, including for processing transmissions in a communications system. Reduced glitch occurs in switching from a first clock input to a...
|
|
|
7911252 |
Clock signal generation circuit
A clock signal generation apparatus includes a clock signal generation circuit generating a plurality of clock signals, and a self-test circuit measuring a phase difference of one pair of clock...
|
|
|
7911240 |
Clock switch-over circuits and methods
Clock switch-over circuits and methods provide clock signals to clock routing networks. According to one embodiment, a multiplexer selects between a first clock signal and a second clock signal in...
|
|
|
7906999 |
Self-protecting core system
The present invention is applicable to an electronic device including a master, a slave, a bus coupling the master and the slave and a clock generator for providing a system clock to the master and...
|
|
|
7902899 |
Apparatus and method of generating reference clock for DLL circuit
An apparatus for generating a reference clock for a DLL circuit includes a buffering unit configured to buffer an external clock so as to generate a first reference clock and a second reference...
|
|
|
7893748 |
Glitch-free clock multiplexer that provides an output clock signal based on edge detection
Clock multiplexing techniques generate an output clock signal by detecting edges of a selected input clock signal and toggling the output clock signal based on detected edges of the selected input...
|
|
|
7885353 |
Spread spectrum block control apparatus and spread spectrum clock generating apparatus
Disclosed is an SSC controller that exercises control to supply a control signal to a phase interpolator which receives an input clock signal and varies the phase of an output clock signal in...
|
|
|
7876144 |
Start-up circuit and start-up method
A start-up circuit receives a start-up signal instructing start-up of an equipment mounted with the circuit, and executes a predetermined sequence when start-up is instructed by the start-up...
|
|
|
7868680 |
Semiconductor input/output control circuit
In a synchronous semiconductor device (250), an input/output control circuit is formed of a clock input I/O (260), a clock control signal input I/O (270) and a signal change detection circuit...
|
|
|
7808292 |
Clock circuit for a microprocessor
A wireless communication device is described having a transmitter that generates electromagnetic interference when operating in a transmit mode. The wireless communication device comprises a clock...
|
|
|
7800424 |
Apparatus for supplying overdriving signal
An apparatus for supplying an overdriving signal in a memory apparatus. The apparatus includes: a voltage detecting block that outputs a plurality of detection signals according to the level of an...
|
|
|
7786782 |
Method and apparatus for counter-based clock signal adaptation
A method and apparatus to implement clock signal adaptation is provided to characterize an input clock signal that is to be adapted and in response, generate adaptation updates at each subsequent...
|
|
|
7782112 |
Device and method for generating clock signal
In a device for generating a clock signal having a desired phase from input multi-phase clock signals, an intermediate clock generator generates, by using one of the input multi-phase clock signals...
|
|
|
7782111 |
Narrow pulse generator
A pulse generator is provided that includes: a current source, a source follower whose output controls the gate of a FET and a differential stage whose input voltage consists of inverting square...
|
|
|
7777543 |
Duty cycle correction circuit apparatus
A duty cycle correction circuit apparatus includes a flip-flop, a feedback unit connected between an input node and an output node of the flip-flop to invert an output signal of the flip-flop and...
|
|
|
7772910 |
Internal clock generator, system and method
An internal clock generator, system and method of generating the internal clock are disclosed. The method comprises detecting the level of an operating voltage within the system, comparing the...
|
|
|
7768333 |
Apparatus and method of generating reference clock for DLL circuit
An apparatus for generating a reference clock for a DLL circuit includes a buffering unit configured to buffer an external clock so as to generate a first reference clock and a second reference...
|
|
|
7764131 |
Precision, temperature stable clock using a frequency-control circuit and dual oscillators
A frequency-control circuit, which is configured to receive a first signal having a first untuned frequency from a first oscillator, and to alter one or more pulses of the first signal to tune an...
|
|
|
7764097 |
Duty detector and duty cycle corrector including the same
A duty detector includes a clock converter, a hold pulse generator, a first logic operator, and an up/down counter. The clock converter receives a clock signal to generate an up clock signal and a...
|
|
|
7755410 |
Semiconductor integrated circuit capable of overcoming clock signal jitter
A semiconductor integrated circuit includes a voltage supplying unit that supplies a first regulated voltage and a second regulated voltage by using a first reference voltage and a second reference...
|
|
|
7737752 |
Techniques for integrated circuit clock management
A clock generator (622) includes a first circuit (812) and a second circuit (814). The first circuit (812) includes a first clock input configured to receive a first clock signal at a first...
|
|
|
7724044 |
Digital multiplexor with multiple switching modes
A digital signal multiplexor and multiplexing method are provided with which switching between different input signals is achieved without producing glitches in the output signal, even in the event...
|
|
|
7724058 |
Latch structure and self-adjusting pulse generator using the latch
The disclosure includes a latch structure and self-adjusting pulse generator using the latch. In an embodiment, the system includes a first latch and a pulse generator coupled to provide a timing...
|
|
|
7714673 |
Control method for operation modes of oscillator and the apparatus thereof
The present invention relates to a control method for the operation modes of an oscillator and the apparatus thereof, for which the method and the apparatus can be applied to the electronic...
|
|
|
7688128 |
Digital imaging chip using an analog clock signal as a provisional clock signal
A method of operating an imaging system, the imaging system including a plurality of subsets of imaging elements, such as photosensors, light emitters, or ink-jet ejectors. The imaging elements use...
|
|
|
7688129 |
System and method for open-loop synthesis of output clock signals having a selected phase relative to an input clock signal
Delay circuits are used in a manner similar to a synchronized mirror delay circuit to generate a quadrature clock signal from an input clock signal. The input clock signal is coupled through a...
|
|
|
7679401 |
User registers implemented with routing circuits in a configurable IC
Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of configurable logic circuits for configurably performing a set of fun...
|
|
|
7671654 |
Device having clock generating capabilities and a method for generating a clock signal
A method for generating a clock signal and a device having clock generating capabilities, the device includes: (i) a first divider, adapted to receive an input clock signal and divide the input...
|
|
|
7659764 |
Efficient delay elements
Circuits, methods, and apparatus for delaying signals in a power and area efficient manner are provided. A gating element within a stage of a programmable delay element suppresses an operation of...
|
|
|
7656216 |
Method and system for determining a clock input mode
A method and system is provided for clock input mode selection. When a signal provided on one of two clock input terminals is received, the received signal is considered in connection with a second...
|