|
Match
|
Document |
Document Title |
|
|
7622973 |
Pulse control device
Provided is a pulse control device is maintained with a constant pulse width corresponding to a change of process or temperature. The pulse control device comprises a fuse set for selectively...
|
|
|
7620512 |
Determining a time base for a microcontroller
The invention relates to a method for producing a time base for a microcontroller and a simple circuit arrangement therefor, which comprises an RC-element having a specific time constant, said...
|
|
|
7619458 |
Delay-lock loop and method adapting itself to operate over a wide frequency range
A delay-lock loop receives an input clock signal from the output of a programmable divider that receives a reference clock signal. The delay-lock loop includes a voltage-controlled delay line...
|
|
|
7616042 |
Clock generator circuit, signal multiplexing circuit, optical transmitter, and clock generation method
For the purpose of achieving multiplexing of data signals for the channels of more than four in number in the generating of a frequency-divided clock signal using toggle flip-flop circuits (TFF),...
|
|
|
7612598 |
Clock signal generation circuit and semiconductor device
In a semiconductor device capable of radio communication, a stable clock signal is generated even if a reference clock signal for generating a clock signal has varied frequencies in each cycle. A...
|
|
|
7612597 |
Electronic circuit
An electronic circuit for performing clock gating on a clock signal supplied to a clock system using both edges, has a non-inverted/inverted signal selector which has an input connected to an input...
|
|
|
7612596 |
Internal clock generator
An internal clock generator that modulates a high-frequency clock signal to a low-frequency signal to transmit the low-frequency signal if a transmission line for transmitting the high-frequency...
|
|
|
7609104 |
Spread spectrum clock generator
A digitally controlled delay line generates a clock signal. The clock signal can be modulates as a spread spectrum clock signal. In an example embodiment, the programmable delay line has an input...
|
|
|
7609095 |
System and method for maintaining device operation during clock signal adjustments
A system and method for seamlessly reprogramming clock frequencies includes a phase locked loop (PLL) that generates CPU and double data rate (DDR) clocks. A crystal is used to generate a reference...
|
|
|
7606323 |
Carrier leak reduction transmitter circuit
A transmitter circuit has two mixers that modulate a carrier wave according to an input signal, outputs a signal having information in a phase and an amplitude, detects a DC offset in each of the...
|
|
|
7605632 |
High-power electric pulse generator
A high power electric pulse generator includes a charge storage device, a high voltage source for charging the charge storage device, a first photoconductor element connected to the reference...
|
|
|
7605631 |
Delay line synchronizer apparatus and method
A synchronizer system and method that can be used with a conventional adjustable delay circuit to preserve a pseudo-synchronous phase relationship between clock signals of different clock domains...
|
|
|
7603095 |
Apparatus and method of switching intervals
The present invention provides a way of hysteretic switching for efficiently reducing the heavy switching between two adjacent coarse intervals. The present invention disposes a number of fine...
|
|
|
7602386 |
Reference clock signal generation circuit, power supply circuit, driver circuit, and electro-optical device
A reference clock signal generation circuit for generating a reference clock signal for a charge-pump operation which raises or lowers a voltage includes a clock signal generation circuit which...
|
|
|
7602226 |
Method and apparatus for clock generation
A method and apparatus for clock generation have been disclosed having a selector logic block that controls operation based upon inputs such as analog input(s), digital input(s), a lookup table,...
|
|
|
7598790 |
Clock synthesis using polyphase numerically controlled oscillator
A clock synthesis circuit includes a polyphase numerically controlled oscillator, an extraction circuit, and a clock signal generation circuit. The polyphase numerically controlled oscillator...
|
|
|
7598789 |
Signal transferring system with unequal lengths of connecting paths and method thereof
The present invention relates to a signal transferring system. The signal transferring system includes a first and second layout paths, and a first and second circuits. Lengths of the first and...
|
|
|
7595677 |
Arbitrary clock circuit and applications thereof
A clock circuit includes a waveform generator, a comparison module, and a clock signal module. The waveform generator is coupled to generate a waveform based on a reference oscillation. The...
|
|
|
7592843 |
Clock input filter circuit
A clock input filter uses a first programmable low-pass delay element to filter during a low period of an input clock signal and to output a SET signal. The clock input filter uses a second...
|
|
|
7587189 |
Determination and processing for fractional-N programming values
Determination and processing for fractional-N programming values. The present invention is operable to receive a clock signal (CLK) and to transform that CLK into a new CLK, when necessary, for use...
|
|
|
7586354 |
Clock pin setting and clock driving circuit
A pin setting circuit and a clock driving circuit are disclosed. The clock pin setting circuit sets the clock pin of the clock driving circuit. The pin setting circuit includes the double one-shot...
|
|
|
7586353 |
Electronic pulse-generating device
An electronic pulse-generating device ( 100 ) includes an input circuit ( 10 ) and an output circuit ( 20 ). The input circuit includes an input connector ( 11 ), a first resistor (R 1 ) and a...
|
|
|
7583153 |
Systems and methods for multiplexing multiphase clocks
Various embodiments of the present invention provide systems, circuits and methods that allow for switching between two or more multiphase clocks. As one example, a system for switching between...
|
|
|
7583125 |
Methods and apparatus for pulse generation used in characterizing electronic fuses
An integrated circuit device having at least one fuse capable of being blown in order to provide measurements of fuse current-voltage characteristics is provided. The integrated circuit device also...
|
|
|
7579892 |
Accurate timing generator and method therefor
In one embodiment, a reference generator forms a reference signal that may have temperature and process variations. A comparator that has similar variations is used to detect a signal using the...
|
|
|
7576580 |
Energy efficient clock deskew systems and methods
Systems and methods for active clock deskew are provided. The disclosed systems/methods advantageously achieve desirable clock deskew at reduced power levels by employing a resistance-based...
|
|
|
7573312 |
Apparatus and method of controlling operation frequency in DLL circuit
A frequency multiplier increases the frequency of an external clock and outputs a high-frequency external clock. A period determinator determines whether or not a predetermined period of the...
|
|
|
7570095 |
Phase splitters
A phase splitter that receives an external clock signal and that generates first and second internal clock signals having a phase difference of 180° between the first and second internal clock...
|
|
|
7567108 |
Apparatus and method for generating clock signal
The invention is related to an apparatus and a method for generating an output clock. The method comprises: receiving a transmitted signal comprising at least one data signal and at least one...
|
|
|
7567107 |
Reduction of the time for executing an externally commanded transfer of data in an integrated device
Cumulative delay contributions introduced by an input buffer and by the metal line that distributes the buffered external control signal to data transfer circuits for performing a transfer of data...
|
|
|
7564286 |
Clock regeneration circuit
A clock regeneration circuit includes a half-bit delay device that outputs a half-bit delayed signal B of a multi-level input signal A, a one-bit delay device that outputs a one-bit delayed signal...
|
|
|
7558530 |
Device for generating a clock signal
A device for generating an output clock signal intended to time a digital processing circuit, said generating device receiving a first clock signal, characterized in that it comprises an oscillator...
|
|
|
7557629 |
Pulse stream generator
A system and method for generating a pulse stream are disclosed. A ramp signal is generated. The ramp signal is compared with a Time of Transition signal to produce a result indicative of the...
|
|
|
7554368 |
Frequency adjusting circuit for CPU
A frequency adjusting circuit for a central processing unit (CPU) includes a transforming unit for transforming a change of a current signal of the CPU into a voltage signal, an amplifying unit for...
|
|
|
7554365 |
Glitch-free clock switching circuit
A glitch-free clock switching circuit receives a first clock signal and a second clock signal and outputs a third clock signal corresponding to the first clock signal or a fourth clock signal...
|
|
|
7551016 |
Programmable clock generator apparatus, systems, and methods
An apparatus and method for generating local clock signals from system clock signals based upon user inputs that provide a frequency multiplier and a frequency divider. The frequency multiplier and...
|
|
|
7548106 |
Internal read signal generator and semiconductor memory device having the same
The internal read signal generator according to the present invention includes: a first delay unit for delaying a clock signal in order to obtain a margin of a setup/hold time of an input signal; a...
|
|
|
7545205 |
Low power on-chip global interconnects
An apparatus including a first circuit, a second circuit and a third circuit. The first circuit may be configured to (a) receive (i) a plurality of input signals and (ii) a clock signal and (b)...
|
|
|
7545196 |
Clock distribution for specialized processing block in programmable logic device
Clocks are distributed efficiently to regions of a specialized processing block in a PLD. Multiple clocks are selected from a larger universe of clocks and distributed to the specialized processing...
|
|
|
7545188 |
Multiphase clock generator
A clock generator generates multiple clock signals based on an input signal and adjusts the phases of the clock signals relative to a phase of the input signal, based on a control signal. The clock...
|
|
|
7541853 |
Spread spectrum block control apparatus and spread spectrum clock generating apparatus
A phase interpolator receives an input clock signal and varies the phase of an output clock signal in accordance with a phase control signal. An SSC controller, which generates the phase control...
|
|
|
7539267 |
Impulse radio systems with multiple pulse types
A method signals in an ultra-wide bandwidth network. A data symbol is generated. A set of reference pulses is transmitted for the data symbol. Each reference pulse is of a different type. One data...
|
|
|
7535278 |
Circuits and methods of using parallel counter controlled delay lines to generate a clock signal
A clock manager circuit includes a number of clock output blocks, each providing an independent output. Counter controlled delay devices (CCDs) are used in these clock output blocks. To achieve...
|
|
|
7535259 |
Clocked inverter, NAND, NOR and shift register
A threshold voltage of a transistor is fluctuated because of fluctuation in film thickness of a gate insulating film or in gate length and gate width caused by differences of used substrates or...
|
|
|
7528642 |
Semiconductor integrated circuit device and method of outputting signals on semiconductor integrated circuit
A semiconductor integrated circuit device includes a semiconductor substrate having a first area. A first counter is provided in the first area, cyclically counts and outputs a first counter signal...
|
|
|
7521979 |
Ternary pulse generation circuit
A ternary pulse generation circuit includes a logic circuit section including three logic elements and a switching control section including three switching elements each controlled by an output of...
|
|
|
7521978 |
Clock driver
A clock driver is provided. A first driving unit is configured with a plurality of drivers and receives a first clock signal to drive a first pumping clock. A second driving unit is configured with...
|
|
|
7514977 |
Clock signal generating circuit
A clock signal generating circuit is provided. The clock signal generating circuit includes a clock signal generator for generating a first clock signal having a predetermined frequency; a...
|
|
|
7514976 |
Pulsed flip-flop and method of controlling the same
A pulsed flip-flop capable of adjusting a pulse width according to an operating voltage includes: a flip-flop operating in synchronization with a pulse signal; a pulse generating circuit generating...
|
|
|
7512193 |
Circuit and method for pre-emphasis in data serialization
A circuit for pre-emphasis in data serialization. The circuit has a signal delayline to incrementally delay a serialized signal, producing a delayed serialized signal. The circuit has a one bit...
|