|
Match
|
Document |
Document Title |
|
|
7616034 |
Circuit for controlling data output
Disclosed is a data output control circuit for controlling data output. The data output control circuit includes a delay lock loop for outputting a first clock by delaying an external clock in...
|
|
|
7613974 |
Fault detection method and apparatus
This invention relates to fault detection in electrical circuits. The invention provides a method and apparatus for testing an input circuit by generating a periodic test signal having a...
|
|
|
7609092 |
Automatic phase-detection circuit for clocks with known ratios
An automatic phase detection circuit for generating an internal synchronization signal when two clock input signals achieve a certain phase relationship. No external reference signal is required....
|
|
|
7564315 |
System and method for pre-charged linear phase-frequency detector
A method for comparing phases of two signals including placing a first output node in a floating state, detecting a first edge of a first signal on a first input node after placing the first output...
|
|
|
7548470 |
Memory control method and memory control circuit
A memory control method includes: latching a clock signal to selectively generate a phase lead detection result and a phase lag detection result in response to a data strobe signal; delaying the...
|
|
|
7535273 |
Phase-locked loop circuit, delay locked loop circuit, timing generator, semiconductor test instrument, and semiconductor integrated circuit
A PLL and DLL are designed such that the power consumption can be reduced, the size can be easily reduced, the band of the locked loop can be a higher one, and the reliability can be improved....
|
|
|
7463099 |
Phase detector for reducing noise
The present invention provides a method and an apparatus for reducing noise. The apparatus includes a phase detector adapted to determine a phase difference between a first and a second signal, a...
|
|
|
7456661 |
Phase-locked/frequency-locked loop and phase/frequency comparator therefor
A phase/frequency comparator is described which includes two edge-triggered storage elements, each set by an edge of a reference frequency signal of a phase—or frequency-locked loop (PLL) and by...
|
|
|
7450443 |
Phase detection method, memory control method, and related device
A phase detection method for detecting a phase difference between a data strobe signal and a clock signal, includes: latching the clock signal according to the data strobe signal to generate a...
|
|
|
7449962 |
Phase-controlled current source for phase-locked loop
A phase-controlled current source for phase-locked loop is provided. The phase-locked loop includes a voltage-controlled oscillator to associate a charging path or discharging path in order to...
|
|
|
7443251 |
Digital phase and frequency detector
Disclosed are a digital phase-frequency detector and a method of operating a digital phase-frequency detector. The detector includes an input circuit, an output circuit and a reset circuit. In use,...
|
|
|
7425851 |
Phase-locked loop with incremental phase detectors and a converter for combining a logical operation with a digital to analog conversion
The invention relates to a phase-locked loop comprising a voltage controlled oscillator and having a frequency control input for controlling the frequency of the output signal. The phase-locked...
|
|
|
7411426 |
Phase detector for RZ
A phase detector is adapted to receive first and second signals and generate third and fourth signals representative of the difference between the phases of the first and second signals. The phase...
|
|
|
7400204 |
Linear phase detector and charge pump
A phase detector detects a phase difference between a first and second signal received by a phase detector. A charge is supplied by a charge pump circuit that corresponds to the phase difference...
|
|
|
7310397 |
Data recovery circuit, phase detection circuit and method for detecting and correcting phase conditions
In the data recovery circuit of the invention, a first group of sampling clock pulses is used for sampling approximately the central portions of the data bits in an incoming data stream to produce...
|
|
|
7286625 |
High-speed clock and data recovery circuit
A 40-Gb/s clock and data recovery (CDR) circuit incorporates a quarter-rate phase detector and a multi-phase voltage controlled oscillator to re-time and de-multiplex a 40-Gb/s input data signal...
|
|
|
7271622 |
Quadrature voltage controlled oscillators with phase shift detector
In wireless application there is made use of a quadrature oscillators that generate signals that are capable of oscillating at quadrature of each other. The quadrature oscillator is comprised of...
|
|
|
7263151 |
High frequency loss of signal detector
Methods and circuitry for implementing high speed loss-of-signal detectors for use in Gb/s telecommunication applications. The invention measures bit error rate (BER) of the incoming data by...
|
|
|
7227919 |
Data sampler for digital frequency/phase determination
A digital circuit and method for forming number streams for frequency and/or phase comparison of digital or digitized signals, referred to herein as clock signals, where typically one of the clock...
|
|
|
7203259 |
Phase interpolator
An arrangement for generating a clock signal. Embodiments provide a method, apparatus, system, and machine-readable medium to interpolate phases of a reference clock signal to output an...
|
|
|
7183810 |
Circuit and method for detecting phase
A circuit for detecting phase includes a first inverter, a second inverter, a differential amplifier, an output load latch and an output latch. The first and second inverters receive an input...
|
|
|
7129794 |
Phase detector for reducing noise
The present invention provides a method and an apparatus for reducing noise. The apparatus includes a phase detector adapted to determine a phase difference between a first and a second signal, a...
|
|
|
7109806 |
Device and method for detecting phase difference and PLL using the same
A phase detector includes a first control unit and a second control unit to generate a first control pulse and a second control pulse representative of a phase difference between a reference signal...
|
|
|
7087890 |
Rotating-body control device
A P-ECU controls an actuator which drives a shift control mechanism. An encoder signal acquisition unit acquires signals output from an encoder which detects a rotational angle of the actuator. A...
|
|
|
7078938 |
Method of detecting phase difference, phase detector for performing the same and clock-and-data recovering device including the phase detector
First and fourth phase difference signals, and first and second phase difference information signals respectively having first, fourth, second and third phase differences may be generated using an...
|
|
|
7073098 |
Multi-phase clock generation circuit and clock multiplication circuit
A circuit is provided to prevent improper locking of a DLL circuit without providing any limitation to the reference clock frequency. By detecting the time difference between edges of multi-phase...
|
|
|
7071744 |
Apparatus and method for detecting a phase difference
A method for detecting a phase difference between a first input signal and a second input signal is provided. The method contains: detecting the phase difference of the first and the second input...
|
|
|
7061276 |
Digital phase detector
A high performance phase detector includes a local digital oscillator for generating a digital reference signal of programmable frequency and phase. The phase detector accumulates a difference in...
|
|
|
7009431 |
Interpolator linearity testing system
According to some embodiments, an interpolated clock signal having a first frequency is received, and the interpolated clock signal is periodically sampled based on a reference clock signal to...
|
|
|
7002376 |
Phase detector for a programmable clock synchronizer
A phase detector in a programmable clock synchronizer for effectuating data transfer between first circuitry disposed in a first clock domain that is clocked with a first clock signal and second...
|
|
|
6970020 |
Half-rate linear quardrature phase detector for clock recovery
A half-rate linear phase detector is particularly well-suited to clock data recovery in a serial data interface. The phase detector uses a quadrature clock to process different portions of the...
|
|
|
6950956 |
Integrated circuit with timing adjustment mechanism and method
An integrated circuit device includes a receiver, a register and a clock circuit. The receiver samples data from an external signal line in response to an internal clock signal. The register stores...
|
|
|
6943601 |
Method and device for phase detection
A phase detection system is used in particular in a Delay-Locked Loop (DLL) to generate, as a function of phase differences of different signals ( 1, 2, 3 ), at least one control signal for...
|
|
|
6925428 |
Multifunctional, multi-input, missile signal measurement apparatus
A printed wiring board includes an input conditioner having a plurality of analog dc inputs and a plurality of analog dc outputs; a switching circuit having an analog dc output, the switching...
|
|
|
6911820 |
Phase detection device, dial type detection device, and phase detection method
A phase detection device with low power consumption capable of accurately detecting that an object has moved, and returning from an intermittent energized mode to an always energized mode is...
|
|
|
6888379 |
Phase comparator circuit
A phase detector circuit that prevents a significant loss of lock during input of CIDs (Consecutive Identical Digits) and has a high linearity of a phase to voltage conversion characteristic around...
|
|
|
6853223 |
Phase comparator and clock recovery circuit
The present invention aims at providing a phase comparator and a clock recovery circuit suitable for applications that support data signals with high-speed bit rates in the order of one gigabit per...
|
|
|
6831485 |
Phase frequency detector with a narrow control pulse
A phase frequency detector with a narrow control pulse comprises mainly two substantially equivalent phase latches with a narrow control pulse, and a reset signal generating unit. Each phase latch...
|
|
|
6822483 |
No resonance mode bang-bang phase detector
A bang-bang phase detector circuit for use in a delay lock loop is disclosed. The phase detector includes a data signal line, a clock signal line, and a delay cell having an input coupled to the...
|
|
|
6806741 |
Phase comparator capable of performing stable phase comparison for high frequency band
A phase comparator includes a phase comparison unit performing a phase comparison. The phase comparison unit carries out a switching operation according to the exclusive OR between two signals to...
|
|
|
6806740 |
Reduced complexity linear phase detector
A linear phase detector includes first, second and third latches connected in series, each of the latches having a data input, a data output and a clock input, and further includes reference signal...
|
|
|
6768347 |
Precise phase detector
A digital phase detector with a master stage having imbalanced latching devices with intentional input-referred offset for determining which one of a pair of input signals is leading the other and...
|
|
|
6762626 |
Phase detector
A phase detector for use in conjunction with a delay locked loop is provided. Programmable delay elements insert an adjustable delay in a received data stream. The programmable delays stress the...
|
|
|
6742858 |
Label printer-cutter with mutually exclusive printing and cutting operations
A label printer-cutter includes a frame and a print head assembly connected to the frame. The print head assembly includes a print head for printing to a label media. The label printer-cutter...
|
|
|
6704384 |
Phase adjusting circuit and semiconductor memory incorporating the same
A phase adjusting circuit for a semiconductor memory includes a D/A converter 20 which includes a D/A converting circuit 31 receiving code signals A 1 to An, and a current mirror circuit 32 ...
|
|
|
6686777 |
Phase detector having improved timing margins
Phase detector constructed from a plurality of multi-input gates which combine combinations of unretimed input data with retimed data and with clock signals to achieve output pulses proportional to...
|
|
|
6671333 |
Method and apparatus for recovering a payload signal from a signal that has been modulated by frequency shift keying
A method and an apparatus are described for recovering a payload signal from an FSK signal that has been modulated by frequency shift keying. From the modulated signal a discrete-time series of...
|
|
|
6629254 |
Clocking architecture to compensate a delay introduced by a signal buffer
An apparatus includes a memory buffer, a first signal buffer, a locked loop circuit and a feedback circuit. The memory buffer provides a data signal to an output terminal of the memory buffer in...
|
|
|
6590426 |
Digital phase detector circuit and method therefor
In a feedback system such as a PLL, the integrating function associated with a loop filter capacitor is instead implemented digitally and is easily implemented on the same integrated circuit die as...
|
|
|
6496042 |
Phase comparator for identifying and returning a non-return-to-zero receiving signal
A phase comparator which eliminates jitter in a clock signal extracted in a phase locked loop. The phase comparator includes: a flip-flop circuit which inputs input data and the clock signal and...
|