Matches 1 - 50 out of 284 1 2 3 4 5 6 >
Match Document Document Title
7606096 Semiconductor integrated circuit device  
A semiconductor integrated circuit device, has a first variable resistor element and a second variable resistor element whose resistances are changed complementarily depending on a current; and a...
7579896 Method and apparatus for generating multiple analog signals using a single microcontroller output pin  
A method and apparatus are disclosed for generating multiple separate analog signals using a single microcontroller output pin. The microcontroller generates a waveform that is used to concurrently...
7479803 Techniques for debugging hard intellectual property blocks  
Techniques are provided to hardware debug a programmable logic integrated circuit that includes a hardware intellectual property block (HIP). The HIP includes a logic circuit and state machine(s)....
7469016 Circuit for generating ternary signal  
A circuit for generating a ternary signal that receives a binary input-control signal and a binary reset signal and outputs a ternary signal. The circuit includes first to third transistors, each...
7463547 Micro computer and method of optimizing microcomputer  
A microcomputer includes a circuit block; a nonvolatile memory configured to store optimization data for optimization of an operation of the microcomputer; and an optimization circuit configured to...
7358715 Semiconductor integrated circuit  
By mounting, on a semiconductor integrated circuit, a clock stability waiting circuit 4 for deciding whether a clock signal generated by a high speed clock generating circuit 2 is stable or...
7304518 Track and hold circuit  
A track and hold circuit ( 1 ) comprising:—a linear amplifier ( 2 ) receiving a differential analog signal (D+, D−) and being controlled by a first binary clock signal (H+) having a first...
7285999 Circuit for use in frequency or phase detector  
A tracking data cell ( 10 ) comprising: —a pair of track and hold circuits ( 1, 1 ′) coupled to a first multiplexer ( 5 ), —a clock signal (H+, H−) being inputted substantially in...
7106116 Pulse duty deterioration detection circuit  
A pulse duty deterioration detection circuit with a high monitoring precision is easily provided. The pulse duty deterioration detection circuit comprises a delay circuit comprised of a...
6917236 Method and apparatus for level shifting  
A level-shifter architecture with high-voltage driving capability and extremely low power consumption, exploiting dynamic control of the charge on the gate electrodes of the high-voltage output...
6794915 MOS latch with three stable operating points  
A tristable latch circuit fabricated utilizing standard MOS process technology includes a biasing element for identically biasing the MOS transistors in triode (as opposed to saturation) to...
6765433 Low power implementation for input signals of integrated circuits  
Integrated circuit device that uses tristate switching means to disconnect input/output pins from input buffers during a power down mode, thereby preventing current leakage through partially turned...
6727684 Magnetic field sensor  
A magnetic field sensor includes: a Hall element; a voltage amplifier for amplifying an output voltage from the Hall element so as to output an amplified signal; a voltage comparison circuit for...
6633503 Voltage differential sensing circuit and methods of using same  
A voltage differential sensing circuit and methods of operation are disclosed for use in a memory device. The sensing circuit utilizes the inherent delay during sensing, i.e., the period between...
6529033 Area efficient clock inverting circuit for design for testability  
A method for fabricating IC devices including both rising edge-triggered circuits (e.g., flip-flops or latches) and falling edge-triggered circuits in which a clock signal line is selectively...
6509764 Low component circuit for reducing power dissipation capacitance  
An improved pre-driver circuit 33, which uses only three additional components to bypass the back-gate current blocking diodes for increased circuit speed during normal operation, while reducing...
6310491 Sequential logic circuit with active and sleep modes  
A sequential logic circuit having active and sleep modes prevents stored information from being lost immediately after the transition from a sleep mode to an active mode. This sequential logic...
6249148 Low power variable base drive circuit  
A variable base drive output circuit that is operational for low-potential power supplies. The output circuit includes a current regulating branch and a base drive branch. A control transistor is...
6166561 Method and apparatus for protecting off chip driver circuitry employing a split rail power supply  
OCD circuitry is provided for an integrated circuit having a split rail power supply providing a first and a second voltage. The OCD circuitry comprises a tristate logic circuit adapted to control...
6154077 Bistable flip-flop  
In a known bitable flip-flop, a first inverter stage (1) is driven by an input signal (D), a second inverter stage (2) by a clock signal (CLK), and a third inverter stage (3) by an output signal...
6047221 Method for steady-state identification based upon identified dynamics  
A method for modeling a steady-state network in the absence of steady-state historical data. A steady-state neural network can be tied by impressing the dynamics of the system onto the input data...
6031390 Asynchronous registers with embedded acknowledge collection  
An asynchronous register with embedded acknowledge collection is disclosed. The asynchronous register includes a data threshold circuit for generating data or NULL values at an output signal line...
5969554 Multi-function pre-driver circuit with slew rate control, tri-state operation, and level-shifting  
A pre-driver circuit in an I/O circuit for an integrated circuit performs the combined functions of voltage level shifting, slew rate control, and tri-state capability, in a single circuit to avoid...
5815019 Flip-flop circuit operating on low voltage  
Disclosed herein is a flip/flop circuit of a master-slave type including master side and slave side latch/hold circuits 1 and 2 each being of an ECL vertical 1-step construction, first and second...
5760634 High speed, low noise output buffer  
An output buffer device utilizes a PMOS transistor as a first pull-up element and an NMOS transistor as a second pull-up element. An output signal is used to control a feedback circuit. An output...
5656959 Clock synthesizer dual function pin system and method therefor  
An improved clock synthesizer system and method therefor is described which uses a plurality of dual function pins to apply a frequency selection code while in a first operating mode and to...
5644259 Reset circuit and integrated circuit including the same  
A reset circuit includes a plurality of registers (R1-R8) in which a logical value at power on is shifted and set to a predetermined logical value after a predetermined time has elapsed since a...
5563539 Output buffer circuit changeable of the output signal from a low to a high impedance state  
An output buffer circuit includes a pull-down side transistor connected between an output terminal and a low-potential power source. The pull-down side transistor is driven by an input signal, such...
5519345 Reconfigurable interrupt device and method  
Reconfigurable interrupt circuitry may provide differing interrupt output signals to various interrupt receiving devices which are adapted to be driven by interrupt circuits having differing drive...
5506522 Data input/output line sensing circuit of a semiconductor integrated circuit  
A data input/output line sensing circuit includes a latch sense circuit having the double functions of performing a latch operation and a sensing operation for data read from a memory cell. The...
5504443 Differential latch sense amlifiers using feedback  
A differential latch sense amplifier for memories has (a) a first differential input circuit for detecting and shifting the voltage levels of the first and second input signals and coupled to first...
5486780 Tri-stateable current mirror sense amplifier  
A tristateable sense amplifier, for driving a bus directly with minimal size devices, includes a control transistor coupled to a reference voltage terminal and having a control electrode receiving...
5467038 Quick resolving latch  
A CMOS latch circuit having a second feedback inverter and a switching circuit to switch the second feedback inverter out of the circuit when the latch is being loaded. A first circuit...
5463326 Output drivers in high frequency circuits  
A high frequency circuit using output drivers with tri-state sections. The plurality of output drivers are connected to an output transmission line. Each driver has a pull-up section, a pull-down...
5444404 Scan flip-flop with power saving feature  
A flip-flop has both a system output and a scan output. A system output signal for the flip-flop is placed on the system output. When the flip-flop is in a normal operating mode, a scan output...
5430335 Simplified low-noise output buffer circuit  
An output buffer circuit has a pull-up output transistor controlled by a first node and a pull-down output transistor controlled by a second node. The first node is coupled to the second node...
5422586 Apparatus for a two phase bootstrap charge pump  
An integrated circuit charge pump circuit including a plurality of stages, each stage including a first N type field effect switching transistor device having source and drain terminals connected...
5418407 Asynchronous to synchronous particularly CMOS synchronizers  
The disclosure concerns asynchronous to synchronous synchronizers and particularly a technique which involves level shifting of a metastable voltage either within a synchronizer stage or between...
5410583 Shift register useful as a select line scanner for a liquid crystal display  
A select line scanner for a liquid crystal display includes a plurality of cascaded stages each having an input terminal and an output terminal. Each stage includes a push-pull output circuit...
5311070 Seu-immune latch for gate array, standard cell, and other asic applications  
A single event upset immune latch circuit comprises a first latch having first and second complementary channel inverters respective input nodes and output nodes of which are cross-coupled to one...
5281865 Flip-flop circuit  
A flip-flop circuit receives a pair of complementary data signals, then outputs complementary signals corresponding to the pair of complementary data signals. The pair of data signals are also...
5280596 Write-acknowledge circuit including a write detector and a bistable element for four-phase handshake signalling  
A write-acknowledge circuit includes a write detector and a bistable element. The write detector has two write inputs, two complementary inputs and an acknowledge output, and is constituted by only...
5280205 Fast sense amplifier  
An integrated circuit sense amplifier includes a pair of complementary inputs for receiving a pair of complementary data signals which are input to a CMOS flip-flop having its output nodes...
5268851 Detection of metastability in triggers  
A method of detection of metastability of a trigger in a digital storage oscilloscope compares a predetermined address used to produce a trigger ready signal with a current address determined by...
5248904 Switching regulator soft start circuit  
A switching regulator soft start circuit and technique which eliminates variations in frequency and is capable of more appropriately preselecting a suitable operating frequency by using a timer...
5212490 Echo ranging system for detecting velocity and range of targets using composite doppler invariant-like transmissions with suppression of false targets  
False target (reverberation, clutter, etc.) detection is suppressed in an echo ranging system (sonar or radar) in which target velocity and range are measured using a composite Doppler...
5212409 Analog-to-digital converter latch circuit  
An analog-to-digital converter latching circuit functions alternatively in a degenerative mode and a regenerative mode. During degeneration, circuit stray capacitances are substantially discharged...
5200647 High-speed signal multiplexing circuit for multiplexing high-speed signals  
In a high-speed signal multiplexing circuit, when data supplied to an input terminal of a flip-flop circuit differs from the data which has been latched in the flip-flop circuit, an exclusive OR...
5196737 Latching comparator employing transfer gates  
First and second outputs of a differential amplifier stage are coupled via first and second selectively enabled transmission gates to first and second inputs of a selectively enabled complementary...
5162667 Semiconductor integrated circuit with master and slave latches  
A semiconductor integrated circuit of master and slave latches and the like that reduces power consumption by supplying a second clock which is a synchronous with a first clock to a slave latch...
Matches 1 - 50 out of 284 1 2 3 4 5 6 >