|
Match
|
Document |
Document Title |
|
|
7622972 |
System and apparatus for generating ideal rise and fall time
A system for generating an ideal rise or fall time includes: a first current source, for providing a first current; an adjustable capacitive component, coupled to the first current source, for...
|
|
|
7598785 |
Apparatus and method for adjusting slew rate in semiconductor memory device
A slew-rate adjusting apparatus for use in a semiconductor memory device includes: a slew-rate modulation signal generator for generating a slew-rate modulation signal according to the number of...
|
|
|
7598784 |
System and method for controlling signal transitions
In accordance with the present disclosure, an electronic circuit of an integrated circuit is configured to receive an input signal that has a falling transition and a rising transition and provide...
|
|
|
7595674 |
Universal serial bus (USB) driver circuit, system, and method
A driver circuit, system, and method is provided. The driver circuit includes a plurality of delay cells or circuits, each comprising a set of flip-flop circuits coupled in series to produce a...
|
|
|
7589554 |
I/O interface circuit of intergrated circuit
A plurality of transistor pairs of Pch and Nch transistors are connected in series between VDD and GND. An I/O terminal is connected to each connection point of the transistor pairs. Two transistor...
|
|
|
7583460 |
Edge controlled fast data pattern generator
Fast data patterns with desired edge positions are provided. A pattern generator (PG) circuit 10 stores and provides data patterns and respective position control data. A delay circuit 16 ...
|
|
|
7576581 |
Circuit and method for correcting duty cycle
A circuit for correcting a duty cycle includes a duty ratio digital conversion block configured to output duty ratio information of an input clock signal as plural-bit digital signals, a duty ratio...
|
|
|
7567105 |
High speed controller area network receiver having improved EMI immunity
A CAN receiver architecture design that provides better immunity against EMI interference than conventional designs is disclosed herein. This CAN receiver includes a voltage divider network...
|
|
|
7557603 |
Method and apparatus for output driver calibration, and memory devices and system embodying same
A method, system, and output driver calibration circuit determine calibration values for configuring adjustable impedance output drivers. The calibration circuit includes a pull-up calibration...
|
|
|
7554385 |
Charge pump circuit and electric appliance therewith
In a charge pump circuit, the slew rate at which a clock signal is fed to charge transfer transistors is changed according to the output voltage. This configuration helps alleviate rush currents at...
|
|
|
7550993 |
Glitch reduced compensated circuits and methods for using such
Various embodiments of the present invention provide systems and methods for glitch reduced circuits. As one example, a glitch reduced, variable width driver circuit is disclosed. Such circuits...
|
|
|
7548086 |
Impedance control circuit in semiconductor device and impedance control method
An impedance control circuit includes an impedance detector, an output driver and an impedance controller. The impedance detector generates a first output value to a detection pad connected between...
|
|
|
7545175 |
Slew rate controlled digital output buffer without resistors
An output buffer for an IC includes a PMOS transistor having a source coupled to an operating voltage, and an NMOS transistor serially coupled between a drain of the PMOS transistor and a...
|
|
|
7538586 |
Transmitter for a controlled-shape switched signal on a communication line
The transmitter comprises a signal generator including a capacitor producing the switched signal to be applied to the line. The capacitor is charged by a charging current in response to an input...
|
|
|
7521975 |
Output buffer with slew rate control utilizing an inverse process dependent current reference
An output driver circuit provides more constant slew rates in the presence of process, voltage, or temperature variations that affect performance. An open ended (no feedback) solution is utilized...
|
|
|
7518424 |
Slew rate controlled output circuit
An output circuit comprises an input node, an output node, a first output transistor, a second output transistor, a first slew rate control circuit, and a second slew rate control circuit. The...
|
|
|
7518335 |
Method and apparatus for PWM control of voltage source inverter to minimize current sampling errors in electric drives
A method for controlling an alternating current (AC) motor includes choosing a pulse sequence based on a ripple current in the AC motor at a sampling instant; and providing a voltage to the AC...
|
|
|
7514963 |
Semiconductor integrated circuit device
When the operation frequency is high, in order to cause the rate of change of outputs from an output terminal (OUT) to be abrupt, a selection control signal is caused to be in a low state, thereby...
|
|
|
7498853 |
Skew-reducing signal line sub-driver circuits, methods and systems
Circuits, methods and systems are provided to reduce skew between a first digital signal that is transmitted by a first driver circuit over a first signal line, and a second digital signal that is...
|
|
|
7498844 |
Output driver for dynamic random access memory
An output driver includes a pre-pull up drive unit configured to perform a pre-pull up drive operation; a pre-pull down drive unit configured to perform a pre-pull down drive operation; a drive...
|
|
|
7482845 |
Output buffer circuit
Provided is an output buffer circuit having a slew rate increasing part configured with a switching element. The output buffer circuit can obtain an output voltage having a high slew rate even...
|
|
|
7477081 |
Pre-driver circuit and data output circuit using the same
Provided is a pre-driver circuit having a pull-up unit for receiving a data signal, as an input, to output a logical High; a pull-down unit for receiving the data signal, as an input, to output a...
|
|
|
7474135 |
Circuit for differential signals
A method and integrated circuit for the transmission of differential signals with a signal and a complementary signal is disclosed. For trimming the edge steepness of the signal with that of the...
|
|
|
7466176 |
Voltage regulator for microelectronic devices using dual edge pulse width modulated control signal
A voltage regulator is described for microelectronic devices using dual edge pulse width modulated control signal. In one example a first digital duty cycle value is received from a voltage...
|
|
|
7449936 |
Open-loop slew-rate controlled output driver
A slew-rate controlled output driver for use in a semiconductor device includes a PVT variation detection unit having a delay line for receiving a reference clock in order to detect a delay amount...
|
|
|
7449913 |
Pre-driver having slew-rate and crowbar-current controls for a CMOS output buffer
An output buffer having slew-rate control and crossbar current control includes a pull-up PMOS transistor, a pull-down NMOS transistor, a pull-up network coupled to the gate of the pull-up PMOS...
|
|
|
7446576 |
Output driver with slew rate control
A circuit and method for controlling a slew rate of an output buffer. A pre-driver is provided that drives an input of an output pad driver of the output buffer. An output slew rate of the...
|
|
|
7425849 |
Low noise output buffer capable of operating at high speeds
Output buffers which operate at high speeds require delicate handling of the noise on the supply lines. This necessitates control be exercised over current slew rate not only on the rising edge of...
|
|
|
7424046 |
Spread spectrum clock signal generation system and method
A system and method for generating a clock signal having spread spectrum modulation. The method involves generating a clock signal by generating edge positions for edges of the clock signal from a...
|
|
|
7417473 |
Signal generator including current control element and signal forming element for achieving low noise level and low switching loss
A signal generator includes: a current control element for controlling a current flowing through an electric load; and signal forming means for outputting a control signal to the current control...
|
|
|
7394298 |
Stepwise drivers for DC/DC converters
Stepwise drivers for DC/DC converters are described herein. In one embodiment, a stepwise driver is provided to charge or discharge a gate capacitance of a power switch of a DC/DC converter. In a...
|
|
|
7378878 |
Driver circuit having programmable slew rate
The programmable slew rate driver uses separate and programmably selectable resistors for time constants for on and off transitions on the NMOS and PMOS output transistors. By proper setting of...
|
|
|
7365585 |
Apparatus and method for charge pump slew rate control
An apparatus and method for improving memory cell reliability is disclosed. The slew rate is reduced in an applied voltage signal used to program a memory cell when Fowler-Nordheim (FN) tunneling...
|
|
|
7365584 |
Slew-rate control apparatus and methods for a power transistor to reduce voltage transients during inductive flyback
Apparatus and methods that reduce the amount of conducted/radiated emissions from a power switch ( 200 ) when a transistor ( 210 ) is switched OFF are disclosed. In addition, apparatus and methods...
|
|
|
7362147 |
Integrated circuit
An integrated circuit is disclosed that includes a MOS output stage transistor, a gate terminal for applying a drive signal, which controls the turning on and off of the output stage transistor, a...
|
|
|
7355453 |
Techniques for trimming drive current in output drivers
Techniques are provided for trimming drive current in output drivers to compensate for process variations, model inaccuracies, and/or an off-target process. The actual output drive current is...
|
|
|
7348812 |
Multiphased triangular wave oscillating circuit and switching regulator using it
To oscillate and output multiphased triangular waves with a designed waveform shape, wave crest value, and phase relationship. This multiphased triangular wave oscillating circuit has two...
|
|
|
RE40168 |
Low power circuit with proper slew rate by automatic adjustment of bias current
An evaluation circuit 16 repeats processing in which an output VD thereof is reset, there is obtained repeatedly given times a difference between sampled output voltages Vo of a replica circuit ...
|
|
|
7345516 |
Apparatus and method for adjusting slew rate in semiconductor memory device
A slew-rate adjusting apparatus for use in a semiconductor memory device includes: a slew-rate modulation signal generator for generating a slew-rate modulation signal according to the number of...
|
|
|
7339409 |
Slew rate controlled output driver for use in semiconductor device
An output driver for use in a semiconductor is capable of maintaining its slew rate constantly regardless of PVT(Process/Voltage/Temperature) variation. The output driver includes a pre-driving...
|
|
|
7312646 |
Method and apparatus for controlling switching transients
An apparatus for controlling switching transients including a bus interface unit and a waveform shaper coupled to the bus interface unit and a peripheral device. The bus interface unit generates a...
|
|
|
7312637 |
Enhanced timing margin memory interface
The present invention is an electronic circuit that significantly enhances timing margin in high-speed, digital memory modules. The circuit is implemented is applicable to all switching waveforms...
|
|
|
7312626 |
CMOS circuits with reduced crowbar current
Various circuit embodiments comprise an input node to receive an input signal for a CMOS transistor stack, a first output node to deliver the input signal to a PMOS pull-up transistor of the CMOS...
|
|
|
7295054 |
Buffer capable of controlling slew rate in drive IC
The present invention relates generally to a buffer of a drive Integrated Circuit (IC) and, more particularly, to a buffer of a drive IC for driving a spatial light modulator that can meet a...
|
|
|
7292073 |
Transmission line driver circuit
A transmission line driver circuit that operates at a first voltage level is fabricated using devices that operate at a second, lower voltage level. The driver circuit includes a ramp generator...
|
|
|
7288958 |
Slew rate calibrating circuit and slew rate calibrating method
A slew rate calibrating circuit and a slew rate calibrating method are provided which are capable of adjusting, with high accuracy, a slew rate of a signal to be output to a transmission path. A...
|
|
|
7282968 |
Data output driver and semiconductor memory device having the same
A data output driver and a semiconductor memory device having the same are disclosed. This data output driver includes: a rising transition slope adjuster including a plurality of first delay units...
|
|
|
7274241 |
Global closed loop control system with DV/DT control and EMI/switching loss reduction
A gate driver for a power switch, comprising a gate drive circuit coupled to the gate of the power switch for at least one of turning on and turning off the power switch; a gate voltage control...
|
|
|
7259603 |
Switch mode power converter
A switch mode power converter is provided which includes a switching cell with a supply input, an output and a control input. A summing comparator has first and second differential input pairs and...
|
|
|
7250802 |
Clock generator having a 50% duty-cycle
A method and apparatus for generating a fifty percent duty cycle clock from a reference clock. The method and apparatus includes an edge generator, a controllable delay module, a duty cycle control...
|