|
Match
|
Document |
Document Title |
|
|
7629820 |
Delay circuit
A delay circuit includes a delay device, to which an input signal is supplied. A first phase-shifted signal can be generated by the delay device, which is delayed by a first delay time with respect...
|
|
|
7627071 |
Timing synchronization module and method for synchronously playing a media signal
The timing synchronization module includes a phase locked loop (PLL) and a synchronization processing unit. The PLL receives an output-end clock signal. When the PLL receives the output-end clock...
|
|
|
7627070 |
Method of detecting the relative positioning of two signals and corresponding device
A device is for detecting a relative positioning of two clock signals including a fast clock signal and a slow clock signal. The fast clock frequency may be n times greater than a slow clock...
|
|
|
RE41031 |
Frequency control system that stabilizes an output through both a counter and voltage-controlled oscillator via sampling a generated clock into four states
A frequency control system includes a voltage-controlled oscillator, a sampling circuit for sampling a clock signal produced by the oscillator for two consecutive transitions of an unstable...
|
|
|
7623609 |
Dynamic phase alignment methods and apparatus
Dynamic phase alignment circuitry selects from among several, phase-distributed, candidate clock signals the one of those signals that is currently best for use in controlling the timing of...
|
|
|
7622968 |
Delay locked loop
In a delay locked loop, a phase detector compares the phases of an input signal and an output signal; a delay line delays the input signal, wherein the delay line includes a plurality of unit delay...
|
|
|
7622967 |
Phase shifting circuit having a constant phase shift
Disclosed is a phase shifting circuit that includes a PLL loop in which a reference frequency received is branched into first and second signals. The first signal becomes one input to a phase...
|
|
|
7622966 |
Switchable phase locked loop and method for the operation of a switchable phase locked loop
The invention relates to a phase locked loop or “PLL” ( 12 ) and a method for the operation of a PLL ( 12 ), wherein a controllable oscillator (DCO) generates an output signal (CKout) and can...
|
|
|
7622946 |
Design structure for an automatic driver/transmission line/receiver impedance matching circuitry
A design structure for an impedance matcher that automatically matches impedance between a driver and a receiver. The design structure for an impedance matcher includes a phase-locked loop (PLL)...
|
|
|
7619451 |
Techniques for compensating delays in clock signals on integrated circuits
Techniques are provided for compensating for phase and timing delays in clock signals generated by phase-locked loops and delay-locked loops on integrated circuits. Circuit elements coupled in a...
|
|
|
7616726 |
Optical disk apparatus and PLL circuit
With the objective of providing a stable PLL circuit and improving readout performance of an optical disk apparatus equipped with PRML, using the PLL circuit, phase detectors are respectively...
|
|
|
7616068 |
Frequency synthesizer for integrated circuit radios
An integrated circuit radio transceiver and method therefor includes capacitive loop filter with selectable capacitive elements that are operable to adjust a signal level provided to a voltage...
|
|
|
7616066 |
Oscillation device and controlling method therefor
An oscillation device includes a reference oscillation unit for generating an oscillating signal of a specific frequency; a voltage-controlled oscillation unit for generating a output oscillation...
|
|
|
7616037 |
Method and apparatus for controlling power-down mode of delay locked loop
A method and apparatus for controlling a power-down mode of a delay locked loop (DLL), in which the apparatus includes a first switch unit, a DLL, and a second switch unit. The first switch unit...
|
|
|
7612621 |
System for providing open-loop quadrature clock generation
A system for providing open-loop quadrature clock generation. The system is implemented by a ring oscillator structure that includes input inverters for receiving an input clock, forward direction...
|
|
|
7612591 |
DLL circuit of semiconductor memory apparatus and method of delaying and locking clock in semiconductor memory apparatus
A DLL circuit of a semiconductor memory apparatus includes a frequency sensing unit that generates and outputs a high frequency signal and a low frequency signal on the basis of a CAS latency...
|
|
|
7612590 |
Oscillating apparatus
An oscillating apparatus is provided that includes: an integration circuit that outputs a control signal based on an integration value of two inputted voltage values; an oscillator that outputs an...
|
|
|
7612589 |
Phase-locked loop and control method utilizing the same
A phase-locked loop includes a processing unit, a voltage-controlled oscillator, and a control unit. The processing unit generates a control voltage to a node according to a phase difference...
|
|
|
7610163 |
Method of controlling quality for a print controller
A method performed by a quality assurance integrated circuit for a print controller, the quality assurance integrated circuit comprising a memory; a system clock for generating a clock signal;...
|
|
|
7605664 |
All digital phase locked loop system and method
An all digital PLL system generates an analog oscillator signal at intermediate frequencies to achieve averaged oscillator frequencies at an extremely high frequency resolution. The PLL system...
|
|
|
7603095 |
Apparatus and method of switching intervals
The present invention provides a way of hysteretic switching for efficiently reducing the heavy switching between two adjacent coarse intervals. The present invention disposes a number of fine...
|
|
|
7602257 |
Signal generating circuit
A signal generating circuit is provided. The signal generating circuit may include a plurality of delay circuits coupled to provide a plurality of control signals, a weighted-sum circuit to receive...
|
|
|
7602253 |
Adaptive bandwidth phase locked loop with feedforward divider
In some embodiments, a chip includes first and second sub phase lock loops (sub-PLLs) including first and second voltage controlled oscillators (VCOs) to provide first and second VCO output signals...
|
|
|
7602252 |
Sigma delta modulator, fractional frequency synthesizer and sigma delta modulating method
There is provided a sigma delta modulator that outputs an output signal obtained by performing sigma delta modulation on an input signal, including: a plurality of accumulators that are serially...
|
|
|
7602223 |
Delay-locked loop circuit and method of generating multiplied clock therefrom
A delay-locked loop circuit includes: a phase detector generating a detection signal from a phase difference between an external clock signal and a feedback clock signal; a charge pump controlling...
|
|
|
7598783 |
DLL circuit and method of controlling the same
A DLL circuit includes a duty ratio detection unit that detects a duty ratio of a rising clock and a duty ratio of a falling clock, thereby outputting a duty ratio detection signal. A correction...
|
|
|
7596052 |
Method and apparatus for reducing oscillation in synchronous circuits
Control signal oscillation filtering circuits, delay-locked loops, clock synchronization methods and devices and system incorporating control signal oscillation filtering circuits is described. An...
|
|
|
7595672 |
Adjustable digital lock detector
An adjustable digital lock detector for a phase-locked loop (PLL) has a variable counter for outputting an output signal corresponding to a first clock signal, a target count number signal, and a...
|
|
|
7595671 |
PLL circuit
A PLL circuit according to an embodiment of the present invention includes: a phase comparing circuit comparing phases of a reference clock signal and a feedback clock signal to output a voltage-up...
|
|
|
7592874 |
Phase/frequency detector, phase locked loop, method for phase/frequency detection and method for generating an oscillator signal
A phase/frequency detector has a modulo counter for outputting a counter word with a predetermined word length depending on an oscillator signal. In addition, a modulo integrator for outputting an...
|
|
|
7590212 |
System and method for adjusting the phase of a frequency-locked clock
A clock signal regeneration system and method to adjust the phase of a frequency-locked clock signal is provided. The system includes a numerically controlled oscillator, a clock source, and an...
|
|
|
7589594 |
Variable loop bandwidth phase locked loop
An apparatus comprising a voltage controlled oscillator, a first charge pump, a second charge pump, a switch circuit and a comparator circuit. The voltage controlled oscillator may be configured to...
|
|
|
7589575 |
Precision integrated phase lock loop circuit loop filter
A loop filter in a phase lock loop circuit comprising a reference precision resistor, a first FET and a second FET, wherein the gate of the first FET is tied to the gate of the second FET, and a...
|
|
|
7583773 |
Frequency synthesizing device with automatic calibration
A frequency synthesizer with automatic calibration includes a voltage-controlled oscillator, which has several working bands for receiving a coarse-tuned signal and a fine-tuned signal and...
|
|
|
7580498 |
Closed loop control system and method of dynamically changing the loop bandwidth
The invention provides a method for dynamically changing the loop bandwidth of a closed loop control system. At least one loop bandwidth parameter controls the loop bandwidth of the closed loop...
|
|
|
7580443 |
Clock generating method and clock generating circuit
In a clock generating circuit, while a PLL (Phase-Locked Loop) circuit and a modulator are employed, when a frequency dividing ratio of a feedback-purpose frequency divider in the PLL circuit is...
|
|
|
7579887 |
Technique for efficiently managing both short-term and long-term frequency adjustments of an electronic circuit clock signal
A control system for generating an electronic circuit clock signal that can optimize operating frequency margins by responding to short term effects by quickly varying the clock frequency and long...
|
|
|
7579886 |
Phase locked loop with adaptive phase error compensation
An adaptive phase-locked loop (PLL) circuit produces an output signal having a frequency in reference to the frequency of a reference signal. The PLL circuit includes an oscillator configured to...
|
|
|
7577225 |
Digital phase-looked loop
Embodiments of the invention include an integrated circuit including a phase-locked loop (PLL). The integrated circuit includes a phase detector, a frequency detector, a loop filter, a...
|
|
|
7576618 |
Frequency synthesizer with a plurality of frequency locking circuits
The present invention discloses a frequency synthesizer, including: a plurality of frequency locking circuits, for locking a plurality of clock signals to output the clock signals according to a...
|
|
|
7576614 |
Frequency independent control
A phase-locked loop (PLL) is disclosed. One embodiment, among others, includes a PLL that provides a control signal and a square root module configured to receive state information, the state...
|
|
|
7576577 |
Device for static phase error compensation in a phase-lock loop system with a symmetrical structure
In a symmetrical phase-lock loop (PLL) device, first (I 1 P 1 , I 1 P 2 ) and second (I 2 P 1 , I 2 P 2 ) pairs of switches are disposed between (i) first and second outputs of a symmetrical...
|
|
|
7576576 |
Switchable PLL circuit
An electronic circuit includes a first and a second PLL stage (PLL 1 , PLL 2 ) that can be switched in parallel or in series depending on locking of the first one of the PLL circuits to an input...
|
|
|
7573307 |
Systems and methods for reduced area delay locked loop
Various systems and methods for signal synchronization are disclosed. For example, some embodiments of the present invention provide methods for reduced area delay signal timing. Such methods...
|
|
|
7573303 |
Digitally controlled system on-chip (SOC) clock generator
A clock generator includes a clock circuit and a voltage-controlled oscillator in a phase-locked loop. The clock circuit monitors input clock signals and selects one of the input clock signals...
|
|
|
7567644 |
Phase-lock loop, method for frequency switching in a phase-lock loop, and use of said phase-lock loop
The invention relates to a phase comparison circuit including a reference input and a feedback input, and an output provided with a controlled oscillator which is connected thereto. A frequency...
|
|
|
7567643 |
Phase lock loop device
A phase lock loop device further includes a probability shaping device provided between a phase detection device and charge pump and loop filter (CPLF) device. The probability shaping device...
|
|
|
7567132 |
Synthesizer
A synthesizer comprises a detector for detecting a parameter difference, a voltage controlled oscillator, at least one capacitor having one end connected to a node between the detector and the...
|
|
|
7567101 |
Digital PLL circuit
A frequency comparator compares frequencies of a reference clock and an output clock to output a frequency comparison signal. A frequency variable circuit is composed of a delay circuit, which has...
|
|
|
7567100 |
Input clock detection circuit for powering down a PLL-based system
An apparatus is provided for detecting the loss of an input clock signal for a phase-locked loop (PLL). The apparatus includes a time delay circuit, a first frequency divider and a digital logic...
|