|
Match
|
Document |
Document Title |
|
|
5867051 |
Digital joystick interface circuit
A digital joystick interface circuit includes a trigger detecting circuit, a flip-flop circuit and a value comparator. The trigger detecting circuit is provided for processing the changes of the...
|
|
|
5825220 |
Auto-clear circuit and integrated circuit including an auto-clear circuit for initialization based on a power supply voltage
An auto-clear circuit which has a switch device connected between a power supply voltage terminal and first and second nodes, and a potential division device, connected between the first node and a...
|
|
|
5808485 |
Clock clamping circuit that prevents clock glitching and method therefor
A system for clamping a clock signal line that prevents clock glitching is disclosed. The system is comprised of a plurality of logic gates which generates a signal to clamp the clock signal line...
|
|
|
5805001 |
Zero phase circuit for sampled data phase locked loop
A circuit provides a restart signal to indicate a zero crossing of a continuous varying signal. A zero phase signal is generalized based on a zero crossing of the continuous varying signal. The...
|
|
|
5786719 |
Mode setting circuit and mode setting apparatus used to select a particular semiconductor function
A semiconductor apparatus includes a mode setting circuit with reduced power consumption to select one of a plurality of functions produced by the apparatus. The mode setting circuit includes a...
|
|
|
5786716 |
Signal generator for generating test mode signals
A signal generator for generating test mode signals when any voltage higher than a recommended input high voltage is applied to a predetermined input pin, and for switching from a normal mode to a...
|
|
|
5783950 |
Phase comparator
A reset signal generating circuit included in a phase comparator of a PLL circuit includes fourth and second transistors having their respective gates connected to the gates of first and third...
|
|
|
5767709 |
Synchronous test mode initalization
The entire data path of a synchronous integrated circuit device is initialized in a test mode upon power-up of the synchronous integrated circuit device. Upon power-up of the integrated circuit...
|
|
|
5761255 |
Edge-synchronized clock recovery unit
A clock recovery unit for recovering a clock embedded in a data communication is disclosed. The clock recovery unit includes an oscillator (50) operating at a frequency close to that of the clock...
|
|
|
5754070 |
Metastableproof flip-flop
A metastableproof flip-flop receives an input value on a flip-flop input. The flip-flop holds an output value on a flip-flop output. In response to a transition of a clock signal, a transition in...
|
|
|
5754068 |
CMOS logic LSI having a long internal wiring conductor for signal transmission
In a semiconductor integrated circuit having an internal wiring conductor for transferring an internal signal, an intermediate voltage generator generates an intermediate voltage equal to a half of...
|
|
|
5754069 |
Mechanism for automatically enabling and disabling clock signals
A mechanism for automatically enabling and disabling clock signals includes a driver for providing a clock signal as an output, a gate coupled to the driver, and a sensing circuit coupled to both...
|
|
|
5751182 |
Rapid start-up circuit for voltage reference and method of operation
A rapid start-up voltage reference (8) is provided. The rapid start-up voltage reference (8) includes a voltage reference circuit (10) operable responsive to a shut-down signal ENABLE. The...
|
|
|
5739708 |
Circuit configuration for generating an enable signal for a clock-controllable circuit
A circuit configuration for generating an enable signal for a clock-controlled circuit includes a device for generating a power-on reset signal. Deactivation of that signal is delayed through the...
|
|
|
5734288 |
Apparatus for and method of autozeroing the output of a charge-to-voltage converter
The invention is an autozeroing circuit for use in processing low level electrical charge signals by an integrating operational amplifier. The autozeroing circuit includes a switching circuit that...
|
|
|
5734280 |
Semiconductor integrated circuit device having power on reset circuit
A semiconductor integrated circuit device has an internal circuit node reset signal generation circuit for inverting an output signal with a predetermined time lag immediately after application of...
|
|
|
5731812 |
Liquid crystal display (LCD) protection circuit
A display protection circuit includes a first OR gate which receives a first pulse at one input and a first clock signal at another input. A second OR gate receives the first pulse at one input and...
|
|
|
5723990 |
Integrated circuit having high voltage detection circuit
A high voltage detection circuit implemented in an integrated circuit which is switchable between a normal operation mode and an alternative operation mode and having contact pads for electrically...
|
|
|
5696461 |
Power-on reset circuit
A threshold detection circuit for generating a detection signal when a power supply voltage exceeds a predetermined threshold. The threshold detection circuit comprises a first detection stage, a...
|
|
|
5689202 |
Integrated circuit for automatic determination of PCI signaling environment--either 3.3V or 5V
An integrated circuit automatically detects a Peripheral Component Interconnect signaling environment, which may be based on either a first voltage or a second voltage, and matches output voltage...
|
|
|
5675271 |
Extended chip select reset apparatus and method
An extended chip select reset circuit to generate a reset signal for a device, such as a SLAC, using the chip select line. When the chip select line has been maintained in an active state for at...
|
|
|
5675272 |
Power level sensing for mixed voltage chip design
A power supply voltage level sensing circuit and its application to circuits that interface with circuits that have performance characteristics that conform to universally accepted standards such...
|
|
|
5666073 |
Power dissipation limiter for high frequency switch
The command input of a high frequency switch is gated with the output of a power dissipation limiter. The limiter includes a counter that counts pulses of the command input. Between regularly...
|
|
|
5666313 |
Semiconductor memory device with complete inhibition of boosting of word line drive signal and method thereof
A word line drive signal generating circuit, which generates a word line drive signal RX to a selected word line, includes an RX generating circuit responsive to an external row address strobe...
|
|
|
5654656 |
Power up reset circuit with threshold voltage shift protection
The reset circuit includes a first current mirror coupled to a first terminal of a power supply. A second current mirror is coupled to a second terminal of the power supply. First and second...
|
|
|
5654989 |
Method and apparatus for symbol timing tracking
An apparatus and method for symbol timing tracking has a decimation index input (42). The decimation index (42) is connected to an upper threshold limiter (44) and a lower threshold limiter (46)....
|
|
|
5629642 |
Power supply monitor
In a power supply monitor which outputs a reset signal when the power supply voltage decreases, a first voltage is generated by a first voltage generator in proportion to a power supply voltage,...
|
|
|
5623218 |
Address transition signal detecting circuit
An address transition signal detecting circuit includes a differentiator for receiving and differentiating an address input signal, and a pulse signal forming portion for receiving the signal...
|
|
|
5619155 |
IC-chip operation inhibitor
An IC chip operation inhibitor to prevent operation of an IC chip in a system having a clock rate that exceeds a predetermined reference clock rate for the chip. The inhibitor has a frequency...
|
|
|
5617047 |
Reset and pulse width control circuits for high-performance multi-port memories and register files
A single sequential timing chain provides inadequate precision of reset-pulse timing and inadequate reset-pulsewidth control for high-performance memories or register files incorporating dynamic...
|
|
|
5610541 |
Reset signal generation method and apparatus for use with a microcomputer
A novel apparatus, for use with a microcomputer, for detecting an erroneous input clock signal and/or an input supply voltage to the microcomputer and providing a reliable reset signal thereto,...
|
|
|
5610542 |
Power-up detection circuit
A power-up detection circuit which generates a power-up detection pulse by comparing the directly applied power supply voltage and the delayed power supply voltage so that the application of power...
|
|
|
5596293 |
Noise resistant reset circuit for a phase detector in a phase-locked loop
A reset circuit for a phase detector in a phase-locked loop is described. A first set of input lines receives a first set of latched signals corresponding to a cycle of a reference signal applied...
|
|
|
5596288 |
Status register with asynchronous read and reset and method for providing same
A single bit status register includes an input flip-flop, an asynchronous latch having an input coupled to an output of the input flip-flop, a comparator for comparing the outputs of the flip-flop...
|
|
|
5576650 |
Reset circuit of electronic device
A processor outputs a state signal representing the process state toga reset circuit. Upon reception of a reset signal from an external reset switch, the reset circuit outputs the reset signal to...
|
|
|
5574393 |
Apparatus and method for immediately stopping clocks
A bypass means is provided for bypassing a system clock disabling signal around a conventional system clock disabling signal processing path to reduce the amount of delay between the occurrence of...
|
|
|
5568100 |
Synchronous power down clock oscillator device
This invention provides a synchronous, power down oscillating device that provides only uniform pulses having no glitches at its output. The circuit is able to provide a synchronous output for two...
|
|
|
5561389 |
Clock conditioning circuit for microprocessor applications
A microprocessor clocking system is provided for achieving attenuation of a clock signal sent to a microprocessor during initial activation of a connected power supply. By attenuating the clock...
|
|
|
5554952 |
Fast responding method and apparatus for three phase A/C voltage sensing
An apparatus for generating a sensing signal from a generally periodic multi-phase AC signal is set forth. The apparatus utilizes a plurality of integrator circuits, a single integrator circuit...
|
|
|
5550490 |
Single-rail self-resetting logic circuitry
A forward single-rail self-resetting reset circuit is utilized to reset a logic circuit to a selected state subsequent to each iteration of a logical operation on inputted data into the logic...
|
|
|
5543741 |
Reset circuit for generating reset pulse over an interval of reduced voltage supply
A reset circuit comprising first apparatus for providing a reset pulse, second apparatus for enabling the first apparatus to start the reset pulse, third apparatus for detecting a voltage drop from...
|
|
|
5539347 |
Memory device initialization
A circuit, responsive to the application of primary power, generates signals to establish the initial state of a logic circuit. Generated signals are interposed on the logic circuit's input signal...
|
|
|
5539343 |
Horizontal synchronizing signal generating circuit
There is disclosed a horizontal synchronizing signal generating circuit for generating a horizontal synchronizing signal which has no frequency variations and which is in phase with an entered...
|
|
|
5537055 |
Method for protecting an ASIC by resetting it after a predetermined time period
A design protection circuit for a logic circuit comprised of a counter for receiving clock pulses with the logic circuit and apparatus for resetting the logic circuit upon the counter counting a...
|
|
|
5528184 |
Power-on reset circuit having a low static power consumption
A power-on reset circuit which employs a supply voltage sensing branch for triggering a first inverter of a pair of cascaded inverters. The intrinsic static consumption of such a POR circuit is...
|
|
|
5523710 |
Initial value setting circuit
A voltage level of an output node is reversed by an inverter. An output of the inverter is used as an initial setting signal. A feedback switching transistor is also provided in an initial value...
|
|
|
5510740 |
Method for synchronizing clocks upon reset
A synchronized clocking circuit receives a clock signal and, in accordance with the received clock signal, provides a divided-down clock signal having a known phase relationship with respect to the...
|
|
|
5498987 |
Integratable solid state reset circuit operable over a wide temperature range
A reset circuit asserts, de-asserts and re-asserts a reset signal in response to a voltage applied between first and second nodes to which the reset circuit is connected. The reset signal includes...
|
|
|
5498989 |
Integrated circuit one shot with extended length output pulse
An integrated circuit one shot circuit provides relatively long duration (hundreds of nanoseconds up to a millisecond) output pulses without the need for excessively large transistors. The one shot...
|
|
|
5489863 |
Reset circuit
A test signal generator outputs a test signal synchronized with the data transmission of the CPU. The test signal is supplied concurrently to a comparator and to an input unit. The output signal of...
|