|
Match
|
Document |
Document Title |
|
|
5012138 |
Interface circuit for asychronous data transfer
An interface circuit connected between first and second units includes first and second registers, wherein these first and second units are asynchronous with each other. Data from the first unit is...
|
|
|
5010385 |
Resistive element using depletion-mode MOSFET's
The present invention provides a linear resistance element comprising a p of transistors. The transistor pair includes first and second depletion-type field effect transistors each having a gate, a...
|
|
|
5004933 |
Phase-selectable flip-flop
A phase-selectable flip-flop has an input dual-enable transparent latch and an output D-type flip-flop. A clock is input to one enable of the transparent latch and to the flip-flop, and a command...
|
|
|
5005193 |
Clock pulse generating circuits
A clock generating circuit for use in a signal processing circuit to enable it to be synchronized with other circuits in response to a reset signal uses a multi-state circuit which is cyclically...
|
|
|
5004185 |
Air-surface-missile data link system
This invention relates to an aircraft missile communication system comprig means to generate a digital sequence corresponding to command signals, means in the aircraft to mix the digital command...
|
|
|
5001374 |
Digital filter for removing short duration noise
A digital filter for removing short duration perturbations from a regular train of bilevel pulses on an input line (10) includes a clock (12) for providing a clock signal at a frequency which is an...
|
|
|
4999526 |
Apparatus for synchronizing clock signals
Apparatus for synchronizing a clock signal to a pulse comprises a clock signal generator (1) for generating a first clock signal having a frequency equal to that of a desired clock signal. A delay...
|
|
|
4998075 |
Programmable multiple oscillator circuit
A method for controlling a programmable source of a plurality of string of clock signals, a program is stored with a plurality of different indications of desired frequencies, each indication...
|
|
|
4998027 |
Arbiter circuit
Disclosed is an arbiter circuit for arbitrating a contention between two request signals which simultaneously attain the H (logical high) level indicating a "request". In this arbiter circuit,...
|
|
|
4998025 |
Device for generating strobe pulses with a desired timing
A timing generator for generating arbitrarily delayed pulses, in which, upon each readout of period data from a period data memory, a computing section subtracts its accumulated value from delay...
|
|
|
4992678 |
High speed computer data transfer system
A high speed computer data transfer system includes a clamping circuit for limiting pre-charge voltages in the case where multiple pre-charge cycles occur before a pull-down operation. Data bus...
|
|
|
4989223 |
Serial clock generating circuit
A serial clock generating circuit for generating a serial clock in phase with a clock included in a received serial data on the basis of an input clock having a frequency N times of a serial data...
|
|
|
4988892 |
Method and circuit for generating dependent clock signals
A method and circuit generate a dependent clock signal from a master clock signal with minimal skew of the dependent clock signal with respect to the master clock signal and inverting it to create...
|
|
|
4983924 |
Method and apparatus for synchronized sweeping of multiple instruments
Time/frequency skew between a plurality of simultaneously operated swept instruments is minimized by sharing a common master clock signal among the instruments and resetting the phases of internal...
|
|
|
4982110 |
Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock
A recording-reproducing clock generator circuit generates a reproduced clock having a predetermined frequency from a read out signal including such pulses that the interval between two successive...
|
|
|
4975593 |
Microcomputer with synchronized data transfer
A single-chip microcomputer has external terminals outputting a system clock signal, an address signal, and a data signals. External equipment such as an external memory is operated by address and...
|
|
|
4974205 |
Josephson memory and read/write circuit
A Josephson memory circuit driven by first, second and third clock signals includes a write circuit which holds data as a circulating current circulating in a superconducting closed loop including...
|
|
|
4972518 |
Logic integrated circuit having input and output flip-flops to stabilize pulse durations
A logic integrated circuit comprises a logic circuit, an input-stage flip-flop connected to the input of the logic circuit and an output-stage flip-flop connected to the output of the logic...
|
|
|
4970418 |
Programmable memory state machine for providing variable clocking to a multimode memory
A circuit for providing control signals of selectable lengths capable of being driven off of either the rising or falling edge of a clock pulse, the circuit comprising apparatus for providing...
|
|
|
4970405 |
Clock selection circuit for selecting one of a plurality of clock pulse signals
A clock selection circuit for selecting and outputting one of several clock pulse signals supplied thereto includes a selector supplied with the clock pulse signals and with selection signals each...
|
|
|
4968906 |
Clock generating circuit for asynchronous pulses
A circuit for generating clock and control signals from first and second asynchronous binary signals. The circuit generates first and second pulse signals responsive to the first and second...
|
|
|
4968907 |
Digital delay generator
An improved digital delay generator (10) for producing an output pulse/signal a preselected time interval after an input pulse/signal. The digital delay generator (10) of the present invention...
|
|
|
4965815 |
Phase detection circuit for stepwise measurement of a phase relation
In a phase detection circuit for detecting the phase relation between a first (f 1 ) and a second (f 2 ) clock signal in which tappings (b, c, d, e, f, g, h, i) of a delay circuit (7) for the first...
|
|
|
4958309 |
Apparatus and method for changing frequencies
A microprocessor controlled circuit and associated firmware program provide a capability to change output frequencies when required. A plurality of frequency generating devices are included, and...
|
|
|
4955053 |
Solid state ringing switch
A ringing switch for providing ringing voltage and tripping voltage to the cable pairs of a telephone central office. The switch synchronizes the control signal from a cadence generator with the...
|
|
|
4953163 |
TDM transmission system
A time division multiplex transmission system includes: a time division multiplex encoder for supplying a master clock to a plurality of PCM digital signal sources having a same sampling requency...
|
|
|
4951301 |
TTL technology digital timing unit
Timing unit for generating a timing signal for synchronous microprocessors in which an oscillator generates a base frequency equal to four times the timing frequency for the microprocessor. A...
|
|
|
4945264 |
Interface control circuit with active circuit charge or discharge
An interface control circuit comprising a buffer, an inverter, an OR gate and delay means. The interface control circuit can be utilized in digital systems for communication handshaking such that a...
|
|
|
4937568 |
Signal serial/parallel conversion system
A remote control system comprises a central control station and at least one local station installed remotely from the central control station and connected thereto through a power transmission...
|
|
|
4928290 |
Circuit for stable synchronization of asynchronous data
A circuit for the stable synchronization of an asynchronous data signal. The circuit comprises a first latch for receiving a first asynchronous data signal, a first delayed system clock signal, and...
|
|
|
4926445 |
External asynchronous input tester for bit slice machines
A timing circuit is disclosed for use with microprocessors which perform bit slicing within their arithmetic logic units. This timing circuit combines the synchronization of digital data inputs...
|
|
|
4918657 |
Semiconductor memory device provided with an improved precharge and enable control circuit
For producing control signals in a semiconductor memory device, each appearing without an idling time period, a control signal generating circuit comprises a plurality of sequential logical...
|
|
|
4918331 |
Logic circuits with data resynchronization
In relatively large systems of (integrated) circuits, data signals can experience a delay which is in the order of magnitude of a clock-pulse period. The receiving circuit (i.e. receiving the data...
|
|
|
4916331 |
Synchronized input latch circuit with conditioning circuits for AC inputs
An AC input conditioning circuit comprises a latch circuit, one or more latch conditioning channels, and a latch synchronizing circuit that is coupled to an AC source and has an output supplying a...
|
|
|
4914325 |
Synchronizing circuit
A circuit for synchronizing data pulses, comprises a D-type flip-flop and a set-reset type flip-flop. The D-type flip-flop is enabled by a system clock pulse train wherein the D-type flip flop...
|
|
|
4912730 |
High speed reception of encoded data utilizing dual phase resynchronizing clock recovery
A mechanism for recovering respective binary states of an input data signal in synchronism with transitions of the input data signal carries out the following sequence of steps. First, the binary...
|
|
|
4910703 |
Data processing unit having multiple-purpose port used as a resonator connection port in first mode and as a data i/o port in second mode
For allowing a port to serve as not only one of the system clock input port but also a data input/output port, there is disclosed a data processing unit comprising a system clock supplying circuit...
|
|
|
4891808 |
Self-synchronizing multiplexer
A time division multiplexer is operable to sample data on parallel input channels at a sampling rate at least twice the data rate, to serially transmit the data for each channel in a respective...
|
|
|
4876464 |
Sampled data circuit
A sampled data circuit having: two or more serially connected sampled data stages (2) each comprising switching means (6) and storage means (10); and clock means (4) for applying to the switching...
|
|
|
4876701 |
Synchronization failure detection
A method, and apparatus implementing that method, for monitoring a synchronization circuit to ensure proper operation thereof. The synchronization circuit is of the type that receives...
|
|
|
4870664 |
Continuous counting device
Sampling pulses for determining a series of measurement periods are each synchronized, by a synchronizing circuit, with one of a plurality of input signal pulses to be measured. A first counter...
|
|
|
4868854 |
Establishment of bit synchronization in a data transmitting/receiving system
The present invention relates to bit synchronization required for a data transmitting/receiving system. An average phase error between edges of an input waveform and edges of an ideal bit...
|
|
|
4868511 |
Digital sequencing circuit
A digital sequencing apparatus produces a series of contiguous enable gates or strobe signals. The apparatus includes an even number, and at least two alternating stages of cross-coupling NOR gates...
|
|
|
4853653 |
Multiple input clock selector
A multiple input clock selector is provided for switching asynchronously from one to another of a plurality of oscillators that generate clock signals having different frequencies. The clock...
|
|
|
4841551 |
High speed data-clock synchronization processor
The present invention generates a data clock for data processing circuitry by developing an optimum locally generated clock signal which is selected with each received data message. This is...
|
|
|
4837521 |
Delay line control system for automatic test equipment
A system is disclosed which enables signals to be supplied at precisely desired times in an automatic test system. The apparatus includes a base delay memory which stores information representing...
|
|
|
4835480 |
Electronic signal synchronization apparatus for radar and the like
An electronic signal synchronization apparatus useful with radars and other electronic systems requiring synchronizing signals provides, for a range of N pulses, M sets of synchronizing signals...
|
|
|
4835728 |
Deterministic clock control apparatus for a data processing system
A clock control apparatus that stops a system clock in a high performance high speed computer a determined number of system clock cycles after the generation of the clock control signal by a...
|
|
|
4820939 |
Finite metastable time synchronizer
A synchronizer circuit having a predictable and finite metastable time, and thereby a finite sample interval, resulting in the minimization of the probability of errors in asynchronous information...
|
|
|
4812906 |
Circuit arrangement for frequency division
The invention relates to a circuit arrangement for a video recorder which derives a line frequency signal from a pulse-shaped oscillator signal by means of a plurality of frequency dividers. The...
|