|
Match
|
Document |
Document Title |
|
|
8183895 |
Clock dividing circuit
A clock dividing circuit includes a control logic unit and a flip-flop. The control logic unit outputs an enable signal and a data signal according to a clock signal and a division ratio. The...
|
|
|
8175214 |
Programmable frequency divider comprising a shift register and electrical system comprising the frequency divider
A frequency divider having a plurality of programmable latches connected in a feedback shift register configuration. A programmable latch of said plurality of latches comprises a program input to...
|
|
|
8174327 |
Method and system for configuration of a phase-locked loop circuit
Example embodiments are directed toward configuration of a phase lock loop (PLL) circuits for low power operation. In particular embodiments, a fraction related to a desired gain of a PLL circuit...
|
|
|
8174293 |
Time to digital converter
A time to digital converter includes: a delay circuit having a plurality of delay stages that delay an input clock signal in multiple stages, at least one of the delay stages being a variable delay...
|
|
|
8165557 |
Frequency down-conversion system using arrays of coupled non-linear elements
A system includes at least a first array connected to a second array. The first array includes an odd number, greater than one, of unidirectionally-coupled non-linear first array elements. The...
|
|
|
8149028 |
Method and device for dividing a frequency signal
A method for dividing a frequency includes the steps of receiving a first signal having a first frequency as a clock input to a first digital counter and outputting a second signal as a clock input...
|
|
|
8140039 |
Quadrature-input quadrature-output divider and phase locked loop frequency synthesizer or single side band mixer
The present invention relates to a quadrature divider which may be used in a phase locked loop or frequency synthesizer or with a single side band mixer. According to a preferred embodiment the...
|
|
|
8134389 |
Programmable frequency divider
A clock divider and method of operating the same. In various embodiments, the clock divider may be configured to divide clock frequencies by both even and odd divisors. The divisor may be an...
|
|
|
8130018 |
Latch module and frequency divider
A latch module comprising a sense pair of transistor elements coupled together for sensing a differential input signal at input terminals, a level-shift module for producing a differential output...
|
|
|
8120392 |
Frequency dividing circuit
A frequency dividing circuit performs a frequency dividing operation on N input clock signals to obtain N output clock signals, wherein N is a natural number greater than 1. The frequency dividing...
|
|
|
8115522 |
Flip-flop circuit and prescaler circuit including the same
A prescaler circuit according to an exemplary aspect of the present invention includes a first flip-flop circuit that detects second output data and outputs the detected data as first output data,...
|
|
|
8116690 |
Adaptive radio transceiver with floating mosfet capacitors
An exemplary embodiment of the present invention described and shown in the specification and drawings is a transceiver with a receiver, a transmitter, a local oscillator (LO) generator, a...
|
|
|
8115529 |
Device and control method of device
A frequency divider section generates a frequency-divided clock RSELO by dividing the frequency of an internal clock LCLK, which lags behind an external clock in phase, and generates a delayed...
|
|
|
8115560 |
Ring-shaped voltage control oscillator
In one embodiment, a circuit topology for use in an n-phase voltage controlled oscillator (VCO) or injection-locked frequency divider includes a transmission line ring having n transmission line...
|
|
|
8116677 |
Adaptive radio transceiver
An exemplary embodiment of the present invention described and shown in the specification and drawings is a transceiver with a receiver, a transmitter, a local oscillator (LO) generator, a...
|
|
|
8093929 |
Programmable digital clock signal frequency divider module and modular divider circuit
A programmable digital clock signal frequency divider module has a module clock input, module clock output, a scaling factor input, two programming inputs, and a tertiary input. A primary divider...
|
|
|
8093930 |
High frequency fractional-N divider
A divider can include a phase selection circuit that switches between a plurality of phase-separated clock signals in response to a fractional control signal to form a selected clock signal, the...
|
|
|
8093928 |
Signal source devices
A signal source device is provided and includes a plurality of latch units, an inverter unit, and a voltage-shifting unit, which may include a capacitance unit. The plurality of latch units are...
|
|
|
8089304 |
Clock frequency division methods and circuits
Frequency division methods and circuits are provided for producing an output clock signal with a frequency related to the frequency of an input clock signal by a predetermined factor. The method...
|
|
|
8085068 |
Combined static and dynamic frequency divider chains using thin film transistors
Frequency divider circuits and architectures, and methods of implementing and using the same, are disclosed. In one embodiment, the frequency divider circuit includes a dynamic section that...
|
|
|
8081017 |
Clock signal frequency dividing circuit and clock signal frequency dividing method
To provide a rational frequency dividing circuit wherein the variations in cycle times of frequency divided clock signals are small, there are many occasions in which the minimum cycle time of...
|
|
|
8081018 |
Low power radio frequency divider
In accordance with the present disclosure, a multi-modulus divider (MMD) circuit configured for operation at high frequencies may include a cascade of multiple divide-by-2-or-3 cells that divides...
|
|
|
8050648 |
Superconducting digital mixer
Digital mixers which permit mixing of asynchronous signals may be constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ non-destructive readout cell...
|
|
|
8045674 |
Method and system for use of TSPC logic for high-speed multi-modulus divider in PLL
Aspects of a method and system for use of true single phase clock (TSPC) logic for a high-speed multi-modulus divider in a phase locked loop (PLL) are provided. A fractional-N PLL synthesizer may...
|
|
|
8035412 |
On-die termination latency clock control circuit and method of controlling the on-die termination latency clock
A semiconductor device includes an on-die termination (ODT) latency clock control circuit and an ODT circuit controlled by the ODT latency clock control circuit. The ODT latency clock control...
|
|
|
8030975 |
Method and apparatus for generating frequency divided signals
A frequency divider includes a first frequency divider stage coupled to a clock signal and operative to generate a first frequency divided signal. A second frequency divider stage is coupled to the...
|
|
|
8026753 |
Prescaling stage for high frequency applications
A prescaling stage includes bistable circuit in turn including respective master and slave portions inserted between a first and a second voltage reference and feedback connected to each other....
|
|
|
8004320 |
Frequency synthesizer, frequency prescaler thereof, and frequency synthesizing method thereof
A frequency synthesizer is provided, including a voltage-controlled oscillator (VCO), a frequency prescaler, a divide-by-2.5 circuit, and a selector. The VCO determine the frequency of a first...
|
|
|
8004319 |
Programmable clock divider
In one or more embodiments, a programmable clock divider (PCD) can receive an input clock signal and a programmable number, and the PCD can produce a divided clock signal based on the programmable...
|
|
|
7999580 |
Band converted signal generator and band extender
A band converted signal generator includes a low range characteristic application section (16) as a component emphasis means emphasizing only one or more specific frequency components selected from...
|
|
|
7994828 |
Frequency divider, frequency dividing method thereof, and phase locked loop utilizing the frequency divider
A frequency divider reduces jitter and power consumption, and includes a phase selector for receiving a plurality of clock signals and outputting an intermediate signal corresponding to phase...
|
|
|
7990186 |
Signal conditioning circuit with a shared oscillator
A circuit for signal conditioning including a first stage with a digital/analog converter, a second stage with an I/Q-modulator, and at least one third stage with a mixer. Instead of a multiplicity...
|
|
|
7983378 |
Extended multi-modulus prescaler
Embodiments of apparatuses, articles, methods, and systems for a synthesizer with an extended multi-modulus prescaler are generally described herein. Described embodiments include an offset...
|
|
|
7973575 |
Programmable frequency divider and frequency dividing method thereof
A programmable frequency divider, which is a core module of a frequency synthesizer using a Phase Locked Loop (PLL) for generating very high frequencies, includes a divided clock generator dividing...
|
|
|
7974333 |
Semiconductor apparatus and radio circuit apparatus using the same
A semiconductor apparatus includes a signal source 7 that outputs a signal of predetermined frequency, a frequency divider 15 that receives the output signal of the signal source and is capable of...
|
|
|
7969210 |
Electronic circuit, frequency divider and radio set
A master stage 101 comprises a differential circuit composed of transistors 1 and 2, a differential circuit composed of transistors 3 and 4, a differential circuit composed of transistors 5 and 6,...
|
|
|
7969251 |
Fractional divider
A divider control circuit includes a first and a second delta sigma modulator configured to generate a divider control signal for a fractional-N divider and a fractional signal indicative of a...
|
|
|
7969209 |
Frequency divider circuit
Fractional frequency division is performed by sequentially selecting phase signals for division, where transitioning from a previous phase signal to a next phase signal for division occurs in...
|
|
|
7961059 |
Phase lock loop control system and method with non-consecutive feedback divide values
A phase-locked loop control system and method are described. Present invention phase-locked loop control systems and methods facilitate control of phase-lock loop operations. In one embodiment,...
|
|
|
7956665 |
Methods and articles of manufacture for operating electronic devices on a plurality of clock signals
Embodiments of the invention relate to an integrated circuit comprising at least one functional unit configured to operate at a first clock frequency. The integrated circuit also comprises at least...
|
|
|
7956696 |
Techniques for generating fractional clock signals
A circuit includes phase detection circuitry, a clock signal generation circuit, a first frequency divider, and a second frequency divider. The phase detection circuitry compares an input clock...
|
|
|
7952399 |
Low phase noise high speed digital divider
A frequency divider circuit includes a master-slave flip-flop having a master flip-flop and a slave flip-flop. The slave flip-flop is connected to the master flip-flop. The master flip-flop...
|
|
|
7948327 |
Simplified phase lock loop control model system and method
A phase-locked loop control system and method are described. Present invention phase-locked loop control systems and methods facilitate control of phase-lock loop operations. In one embodiment,...
|
|
|
7944253 |
Digital programmable frequency divider
A digital programmable frequency divider is constructed of Rapid Single Flux Quantum (RSFQ) logic elements. The logic elements may include an RSFQ non-destructive readout cell (NDRO), RSFQ D...
|
|
|
7936190 |
Systems, methods and circuitry relating to frequency dividers
A frequency divider can include at least one input device receiving an input signal, the at least one input device converting the input signal to a current signal; a driver stage with at least two...
|
|
|
7932787 |
Phase lock loop control system and method
A phase-locked loop control system and method are described. Present invention phase-locked loop control systems and methods facilitate control of phase-lock loop operations. In one embodiment,...
|
|
|
7924069 |
Multi-modulus divider retiming circuit
A multi-modulus divider (MMD) receives an MMD input signal and outputs an MMD output signal SOUT. The MMD includes a chain of modulus divider stages (MDSs). Each MDS receives an input signal,...
|
|
|
7915929 |
High-speed leaf clock frequency-divider/splitter
A novel clock splitter that has a local internal clock frequency-divider is presented. The clock splitter comprises an oscillator clock splitter, wherein the oscillator clock splitter splits an...
|
|
|
7902885 |
Compensated output buffer for improving slew control rate
The disclosure relates a compensated output buffer circuit providing an improved slew rate control and a method for minimizing the variations in the current slew rate of the buffer over process,...
|
|
|
7898304 |
Multimode millimeter-wave frequency divider circuit with multiple presettable frequency dividing modes
A multimode millimeter-wave frequency divider circuit with multiple selectable frequency dividing modes is proposed, which is designed for integration with a millimeter wave (MMW) circuit system,...
|