|
Match
|
Document |
Document Title |
|
|
7626441 |
Drive circuit with BOT level shifter for transmitting an input signal and assigned method
A drive circuit in power electronic systems comprising a half-bridge circuit of two power switches, a first so-called TOP switch and a second so-called BOT switch, which are arranged in a series...
|
|
|
7626428 |
Buffer circuit with reduced power consumption
A buffer circuit is provided, having an odd number of stages of inverting amplifiers, wherein the stages are capacitive coupled. A negative feedback path feeds back from an output terminal of the...
|
|
|
7626429 |
Driving circuit to drive an output stage
A driving circuit to drive an output stage comprising a high side NMOS and a low side NMOS is provided. The driving circuit comprises: a diode comprising an anode and a cathode, wherein the anode...
|
|
|
7619459 |
High speed voltage translator circuit
A high speed voltage translator circuit includes a voltage divider coupled between first and second power supplies, a transconductance amplifier coupled between third and fourth power supplies...
|
|
|
7619447 |
High voltage high side transistor driver
A high side transistor driver includes a sender module that generates a power input signal. A converter module receives the power input signal and generates an output signal that has a higher...
|
|
|
7605619 |
I/O protection under over-voltage and back-drive conditions by single well charging
In an I/O driver that includes a cascoded pair of PMOS driver transistors connected to a pair of cascaded NMOS driver transistors and that defines a pad output between the PMOS and NMOS driver...
|
|
|
7598779 |
Dual-mode LVDS/CML transmitter methods and apparatus
A dual-mode LVDS/CML transmitter allows a single circuit to operate as either an LVDS transmitter or a CML transmitter. The transmitter mode can be switched by activating or deactivating...
|
|
|
7598780 |
Clock buffer
A clock buffer has a band-pass frequency characteristic, in which a pass band of the buffer includes a fundamental frequency of a clock and a gain for attenuating signals, that is, a gain of less...
|
|
|
7598784 |
System and method for controlling signal transitions
In accordance with the present disclosure, an electronic circuit of an integrated circuit is configured to receive an input signal that has a falling transition and a rising transition and provide...
|
|
|
7592839 |
Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability
Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability, is provided and described. In one embodiment,...
|
|
|
7589570 |
System and method for synchronized current boosting
A circuit system and method are provided to modify a hard disk writer/driver pre-amplifier electronic circuit to synchronize current boosting control signals. The circuit system obtains a single...
|
|
|
7586339 |
Output circuit and method thereof
An output circuit and method thereof. In an example, the output circuit may include an output buffer configured to buffer output data and to transfer the buffered output data to an output node, the...
|
|
|
7586343 |
Output drive circuit that accommodates variable supply voltages
In accordance with the invention, a driver circuit is described that permits a single thin gate oxide process to be utilized where a dual oxide process may normally be necessary. Circuits employing...
|
|
|
7583111 |
Method for driving a transistor half-bridge
A method drives a transistor half-bridge. The method includes measuring a delay time between an edge of an input signal and an corresponding edge of a phase signal, and saving the delay time as a...
|
|
|
7583110 |
High-speed, low-power input buffer for integrated circuit devices
A high-speed, low-power input buffer for an integrated circuit device in which the input voltage (VIN) is coupled to both a pull-up and a pull-down transistor. In accordance with a specific...
|
|
|
7583753 |
Methods and transmitters for loop-back adaptive pre-emphasis data transmission
A method of transmitting data can include pre-emphasizing data for transmission by a transmitter over a transmission line based on an error feedback signal provided to the transmitter from a...
|
|
|
7580311 |
Reduced area high voltage switch for NVM
In a high voltage switch circuit for programming memory cells, preset devices for precharging the core circuit are eliminated by statically presetting nodes of the switch core circuit through a...
|
|
|
7579882 |
Output buffer circuit eliminating high voltage insulated transistor and level shift circuit, and an electronic device using the output buffer circuit
A novel output buffer circuit including an input circuit, a voltage generating circuit, and an output circuit forms a three-state buffer circuit. The output circuit includes a first transistor, a...
|
|
|
7573304 |
Input/output circuit and input/output device
An input/output circuit has an output terminal, a first transistor, a second transistor, a pulse generator, and a bias circuit. The first transistor drives the output terminal based on a...
|
|
|
7570089 |
Output stage interface circuit for outputting digital data onto a data bus, and a method for operating an output stage interface circuit
An output stage interface circuit for interfacing with a data bus, comprising first and second rails for receiving respectively a high voltage and a low voltage from a power supply; a data output...
|
|
|
7570088 |
Input/output buffer for wide supply voltage range
Embodiments for providing a plurality of bias voltages to input/output circuitry are disclosed.
|
|
|
7567097 |
Pre-driver circuit and appparatus using same
In one embodiment, a pre-driver circuit comprises input circuitry connected to receive a digital input signal that alternates between an upper voltage rail and a lower voltage rail and to provide a...
|
|
|
7567105 |
High speed controller area network receiver having improved EMI immunity
A CAN receiver architecture design that provides better immunity against EMI interference than conventional designs is disclosed herein. This CAN receiver includes a voltage divider network...
|
|
|
7560968 |
Output driver capable of controlling a short circuit current
An output driver capable of controlling a short circuit current includes a driving unit and a driving control unit. The driving unit receives a first driving signal and a second driving signal in...
|
|
|
7562237 |
Semiconductor integrated circuit device with internal power control system
One object of the present invention is to provide an LSI that can dynamically perform appropriate adjustment for a power voltage to be supplied to an internal circuit, not only at the time of the...
|
|
|
7554367 |
Driving circuit
The present invention provides a driving circuit. It includes a plurality of current mirrors to generate a first charge current and a second charge current in response to a reference current. A...
|
|
|
7551006 |
Low voltage differential signalling driver
A low voltage differential signal (LVDS) driver comprising a cascade current source circuit coupled to a positive voltage supply configured to supply a current, a cascade current sink circuit...
|
|
|
7548098 |
Output buffer circuit and method with self-adaptive driving capability
An output buffer for providing a buffered current to a circuit load includes a plurality of operative stages, each one for generating a component of the buffered current and an enabling circuit for...
|
|
|
7545184 |
Analog buffer in a source driver
An analog buffer used in a source driver is provided. The analog buffer havs an input end, an output end, a transistor, first and second capacitors, first, second, third, fourth and fifth switches....
|
|
|
7545164 |
Output driver for controlling impedance and intensity of pre-emphasis driver using mode register set
An output driver controls impedance using a mode register set. The output driver includes a main driving circuit that outputs and drives a main signal based on a data signal to a predetermined...
|
|
|
7541840 |
Buffer circuit having electrostatic discharge protection
A buffer circuit includes pull up and pull down circuits configured to selectively pull up and pull down, respectively, a voltage of an input/output pad. The pull up and pull down circuits are...
|
|
|
7538588 |
Dual-function drivers
Dual-function drivers capable of outputting LVDS or TMDS differential signals by sharing output terminals under differential modes. In the dual-function driver, an input control unit receives a...
|
|
|
7532048 |
Multi-level variable-resistor line driver
The line driver circuit is provided that includes a first pull-up variable resistor connected between a first power supply and the first output terminal, a second pull-up variable resistor...
|
|
|
7532047 |
Mixed-voltage input/output buffer
A mixed-voltage I/O buffer comprises an input circuit, an output circuit, an I/O pad, a pre-driver circuit coupled to the output circuit, two added coupled N-type transistors, and a dynamical...
|
|
|
7528636 |
Low differential output voltage circuit
A low differential output voltage circuit having a voltage generator and a differential output unit is provided. The voltage generator includes a first PMOS transistor, a first amplifier circuit, a...
|
|
|
7528637 |
Driver circuit
A driver circuit for outputting an output signal corresponding to an input signal given to the driver circuit, includes a voltage generating unit for outputting a basic output voltage corresponding...
|
|
|
7521970 |
High voltage tolerant input buffer
A high voltage tolerant input buffer capable of operating across wide range of power supply, including low power supply voltages, dynamically controls the gate voltage of an NMOS pass transistor by...
|
|
|
7521971 |
Buffer circuit
The present invention provides a buffer circuit meeting both of low power consumption requirement and an improvement in slew rate characteristics which are in a relation of trade off. Voltage...
|
|
|
7518450 |
Digital amplifier
Recently, the use of class D audio amplifiers has become more and more widespread. In contrast to the generally employed class AB linear amplification technology, class D allows for improved...
|
|
|
7511539 |
Driver circuit
A driver circuit includes first and second three-terminal active elements, and first and second delay units. The first and second three-terminal active elements are series-connected. Each of the...
|
|
|
7508242 |
Driving circuit that eliminates effects of ambient temperature variations and increases driving capacity
In addition to two-stage CMOS inverters inverting and amplifying the input signal, a rising edge detector detects the rising edge of the input signal, and outputs a rising edge detection signal...
|
|
|
7498853 |
Skew-reducing signal line sub-driver circuits, methods and systems
Circuits, methods and systems are provided to reduce skew between a first digital signal that is transmitted by a first driver circuit over a first signal line, and a second digital signal that is...
|
|
|
7495483 |
Input buffer for CMOS integrated circuits
An input buffer for CMOS integrated circuits using sub-micron CMOS technology is affected by the presence of high voltage between various ports of a device. An improvement for such a buffer...
|
|
|
7495497 |
Temperature compensated integrated circuits
A method and system of temperature compensated integrated circuits. Operating characteristics of integrated circuitry are enhanced by application of temperature compensation.
|
|
|
7492202 |
Flip-flop circuit
To keep input capacitance and driving capability at respective data input and output terminals of a flip-flop circuit, the flip-flop includes: a master latch portion; a slave latch portion; and a...
|
|
|
7482846 |
Pull-up devices
A pull-up device coupled between an input/output (I/O) pad and a core circuit and has a static pull-up circuit, an adjustment unit, and a control circuit. The static pull-up circuit is coupled to...
|
|
|
7482845 |
Output buffer circuit
Provided is an output buffer circuit having a slew rate increasing part configured with a switching element. The output buffer circuit can obtain an output voltage having a high slew rate even...
|
|
|
7482833 |
Method and circuit for controlling pin capacitance in an electronic device
A method of operating an electronic device having an output driver with on die termination legs ODT, and non-ODT legs, includes the step of selectively tri-stating tuning transistors (ZQ trim...
|
|
|
7474131 |
Drive circuit
A driver circuit which has one or more driver transistors connected to a load and which further includes at least one circuit block configured to control the voltage on the gate nodes of the one or...
|
|
|
7474135 |
Circuit for differential signals
A method and integrated circuit for the transmission of differential signals with a signal and a complementary signal is disclosed. For trimming the edge steepness of the signal with that of the...
|