|
Match
|
Document |
Document Title |
|
|
7061282 |
Differential signal pairs generator
A device for generating a pair of true/complementary-phase logic signals is provided. The device comprises a single-end to true/complementary-phase signal conversion circuit, a first stage circuit...
|
|
|
7057425 |
Propagation of a dynamic signal to a quasi-differential receiver biased by an ungrounded driver-side bias signal
In one disclosed method, a dynamic signal is driven onto a driven end of a first signal line, and an ungrounded bias signal is driven onto a driven end of a second signal line. The ungrounded bias...
|
|
|
7057424 |
Diagnose interface for a non-isolated sensor
A circuit arrangement for coupling with a sensor having two output terminals is disclosed wherein one terminal is coupled to a first ground and the circuit arrangement is coupled with a second...
|
|
|
7053676 |
Circuit arrangement for generating a signal having a specific waveform with an adjustable voltage level
A circuit arrangement for generating specific waveforms includes a controllable voltage transformer circuit for generating an output signal (V OUT ) with a specific waveform, which increases the...
|
|
|
7053699 |
Current output stages
Current output stages are provided. In accordance with an embodiment, a current output stage includes a voltage follower circuit, a first current mirror and a second current mirror. A node of the...
|
|
|
7053679 |
Output driver for controlling slew rate in a semiconductor device
Disclosed is an output driver for a semiconductor device with an improved slew rate. The output driver comprises a first pre-driver receiving a first signal so as to output a second signal in which...
|
|
|
7053677 |
Input/output device having linearized output response
Disclosed is an input/output (IO) device for transmitting an input data bit signal. In one embodiment, the IO device includes an IO device input node for receiving the input data bit signal and an...
|
|
|
7053678 |
Driving circuit for a control terminal of a bipolar transistor in an emitter-switching configuration and corresponding method for reducing the VCESAT dynamic phenomenon
A driving circuit is provided for a control terminal of a bipolar transistor in an emitter-switching configuration. The emitter-switching configuration is between first and second voltage...
|
|
|
7053661 |
Impedance-matched output driver circuits having enhanced predriver control
Impedance-matched output driver circuits utilize predriver circuits with analog control to provide enhanced operating characteristics. This analog control may be provided by an analog loop...
|
|
|
7054771 |
Bus line current calibration
Disclosed herein is a method and system for calibrating line drive currents in systems that generate data signals by varying line drive currents and that interpret the data signals by comparing...
|
|
|
7049861 |
Reduced current input buffer circuit
There is provided an input buffer circuit that, in one embodiment, includes an input buffer adapted to draw an operating current, a first buffer enabling circuitry operatively coupled to the input...
|
|
|
7049848 |
Linear buffer
A source-follower transistor based buffer provides high linearity. A replica transistor is used to generate a replica voltage substantially equal to the output voltage of the buffer. The replica...
|
|
|
7049863 |
Output driver circuit with reduced RF noise, reduced power consumption, and reduced load capacitance susceptibility
According to an exemplary embodiment, an output driver circuit includes a pre-conditioning circuit. The output driver circuit further includes a timing control circuit coupled to an output of the...
|
|
|
7046070 |
LVDS switch control device for a portable apparatus
An LVDS switch control device for a portable apparatus is disclosed, which has an LVDS transducer, which transforms the image information for the portable apparatus into LVDS signals; a buffer...
|
|
|
7046073 |
Load drive circuit
A load drive circuit includes a plurality of control sections for drive controlling of a drive switching element while protecting the drive switching element from a predetermined abnormality...
|
|
|
7046039 |
Class AB analog inverter
A class AB analog inverter comprising cascoded n-channel (NMOS) and p-channel (PMOS) transistors. The inverter uses complementary devices, of which one or more may be a first transistor in cascode...
|
|
|
7046049 |
Driver circuit for controlling a resonant converter
In order to improve the efficiency of a driver circuit for controlling upper and lower switching means (T 3 , T 4 ) for converting a direct voltage Ud into a clocked output voltage Ua for a...
|
|
|
7046050 |
High side NFET gate driving circuit
A circuit that provides for a high side NFET gate driver that uses a circuit using only common capacitors, diodes, resistors, and transistors to create a high side NFET gate driver. The system is...
|
|
|
7042254 |
Differential signal receiving device and differential signal transmission system
The intermediate node of a first terminator is connected between a first pair of signal lines transmitting a first differential signal, with one side of a third differential signal as a common...
|
|
|
7038500 |
Circuit arrangement for controlling power semiconductor transistors
A current regulated circuit arrangement for controlling a power semiconductor transistor, as example a MOSFET or IGBT power transistor, that includes at least two mirror-symmetrically arranged...
|
|
|
7038502 |
LVDS driver circuit and driver circuit
A low-voltage differential signaling (LVDS) driver circuit for providing logic output and high impedance output includes a current source, an output switch circuit setting an output state, and a...
|
|
|
7038501 |
Transconductor circuit for compensating the distortion of output current
Provided is a transconductor circuit for compensating distortion of an output current without reducing the size of chips and operation speed characteristics. The transconductor circuit includes a...
|
|
|
7034567 |
Semiconductor devices with reference voltage generators and termination circuits configured to reduce termination mismatch
A semiconductor device includes an on-chip termination circuit, a reference voltage generator, and an input buffer. The on-chip termination circuit generates a variable resistance to an input...
|
|
|
7034566 |
Method and circuit for increased noise immunity for clocking signals in high speed digital systems
Aspects for increased noise immunity for clocking signals in high speed digital systems are described. The aspects include buffering a differential clock signal with a single buffer circuit for a...
|
|
|
7034600 |
Method and apparatus for EMC-optimized actuation of a semiconductor switching element
A semiconductor switching element has a control connection and a load path, with the load path connected in series with a load and a supply voltage is applied across the series circuit. The...
|
|
|
7030662 |
Rail-to-rail input linear voltage to current converter
A voltage-to-current converter circuit is disclosed. In one embodiment, the present invention includes a first metal oxide semiconductor field effect transistor (MOSFET) stage operable in a low to...
|
|
|
7030663 |
Method and apparatus for generating narrow pulse width monocycles
A monocycle forming network may include a monocycle generator, up and down pulse generators, data modulators and clock generation circuits. The network may generate monocycle pulses having very...
|
|
|
7030664 |
Half-rail differential driver circuit
A half-rail differential driver circuit comprises a differential line pair, a high line and a low line, that are charged to half a first supply voltage, typically VDD, by shorting the high output...
|
|
|
7030679 |
Analog multiplexing circuits
A multiplexer circuit includes a plurality of switched differential amplifier circuits, one of which can be selected at a time. Each switched differential amplifier includes a pair of differential...
|
|
|
7027332 |
Memory I/O driving circuit with reduced noise and driving method
A memory driving circuit has a register for receiving a new-coming data and a delayed clock, and exporting a current-existing data. The delayed clock has a delay to a clock. A pre-detecting circuit...
|
|
|
7023246 |
Driving circuit for a control terminal of a bipolar transistor in an emitter-switching configuration having a resonant load
A driving circuit is provided for a control terminal of a bipolar transistor in an emitter-switching configuration. The emitter-switching configuration is between a resonant load and a voltage...
|
|
|
7019583 |
Current inrush limiting circuit
An inrush circuit for electronic devices is particularly useful for point-of-sale printers. The circuit applies an active feedback-controlled voltage ramp to a bulk capacitor by means of a...
|
|
|
7019578 |
Input circuit
An input circuit for preventing the application of a voltage exceeding a transistor withstand voltage when the input circuit is switched to a standby state. The input circuit includes a first...
|
|
|
7019552 |
Line driver with active termination
The line driver with active termination includes: a differential amplifier having an inverting output terminal, a non-inverting output terminal, an inverting input terminal, and a non-inverting...
|
|
|
7015731 |
CMOS output buffer circuit
A CMOS output buffer circuit comprises an input unit, a compensation control unit, a first switching unit and a second switching unit. The input unit outputs a data signal in response to a stop...
|
|
|
7012451 |
Slew rate at buffers by isolating predriver from driver
In one embodiment, a pre-driver generates pre-driving signals based on control signals provided by a control circuit. The pre-driver has pre-driver power and ground connections. The pre-driving...
|
|
|
7012452 |
High voltage high speed amplifier using floating high side structure
An integrated high-voltage linear amplifier IC with reduced power dissipation, faster operation, and small die size, comprising a low side well and a floating high side well; an error amplifier for...
|
|
|
7009420 |
Input circuit for receiving a signal at an input on an integrated circuit
An input circuit for receiving a signal at an input on an integrated circuit, particularly a DRAM circuit, and for assessing the signal with respect to a reference voltage is provided. One...
|
|
|
7005895 |
Driver circuit with frequency-dependent signal feedback
Driver circuit for driving a useful signal having: (a) at least one amplifier circuit ( 3 a , 3 b ) with low output impedance for the signal amplification of the useful signal; (b) a protection...
|
|
|
7005903 |
Output buffer with adjustment of signal transitions
An output buffer generates an output signal having a plurality of low-to-high (LH) and high-to-low (HL) signal transitions, with each of the signal transitions having a clock-to-output delay. A...
|
|
|
7002379 |
I/O circuit using low voltage transistors which can tolerate high voltages even when power supplies are powered off
An apparatus for providing bias voltages for input/output (I/O) connections on low voltage integrated circuits. In one embodiment, the invention comprises an I/O pad, a pull-down transistor device...
|
|
|
7002377 |
Clock signal detection circuit and semiconductor integrated circuit using the same
A clock signal detection circuit is provided that can reliably detect whether or not a clock signal is supplied with a reduced circuit scale and reduced power consumption. The clock signal...
|
|
|
7002931 |
Power efficient line driver with high performance echo cancellation for 1000BASE-T
A 1000BASE-T transceiver linked to an unshielded twisted pair (UTP) through a transformer currently transmits and receives outgoing and incoming signals via the UTP. The transceiver employs an...
|
|
|
6998880 |
Driver circuit
The invention relates to a driver circuit with
a circuit node ( 10 ), at least two first transistors (P 1 , P 2 ), the load sections of which are switched in series and connect the circuit...
|
|
|
7000128 |
Method and apparatus for reducing capacitive load-related power loss by gate charge adjustment
The present invention increases power efficiency in power FET applications with varying loads. A constant frequency mode can be used without detracting from efficiency. This is accomplished by...
|
|
|
6992512 |
Output buffer
The present invention is related an output buffer that has one input pin and produces a two-bit output. The input levels are a ground voltage, a supply voltage, and a voltage that is halfway...
|
|
|
6992507 |
Method for selecting optimal I/O buffer
A method for selecting an I/O buffer. The method includes providing a plurality of I/O buffers. Each one of the plurality of I/O buffers has a different performance characteristic. Each one of the...
|
|
|
6987403 |
Driver for an external FET with high accuracy and gate voltage protection
A circuit for driving an external FET has a differential amplification stage supplied by a first and second operating potential. An output load resistor is included in a current flow path in which...
|
|
|
6982601 |
High isolation/high speed buffer amplifier
A method and circuits of a high isolation and high-speed buffer amplifier capable to handle frequencies in the GHz range have been achieved. The output to input isolation is primary dependent on...
|
|
|
6982574 |
Method of forming a transistor driver and structure therefor
In one embodiment, a power supply system has a transistor driver that receives a PWM signal and generates signals to drive output transistors of the power supply system in response to the PWM...
|