|
Match
|
Document |
Document Title |
|
|
6788116 |
Low voltage differential swing (LVDS) signal driver circuit with low PVT sensitivity
A low voltage differential swing (LVDS) signal driver having a constant output differential voltage (Vod) over variations in circuit fabrication processes, power supply voltages and operating...
|
|
|
6788586 |
Output buffer for a nonvolatile memory with output signal switching noise reduction, and nonvolatile memory comprising the same
Described herein is an output buffer including an output stage formed by a pull-up transistor and a pull-down transistor, which are connected in series between a supply line set at a supply...
|
|
|
6788099 |
System and method for effectively implementing an active termination circuit in an electronic device
A system and method for effectively transferring electronic information in an electronic device may include a transmission line that connects a source device and a destination device. The foregoing...
|
|
|
6784708 |
Slew rate sensing and control of a high-voltage output driver for a variable voltage range and variable output load
A circuit and method are given, to realize a high voltage output driver within a closed regulator loop with slew rate control, insensitive against supply voltage variations. The high-voltage...
|
|
|
6784690 |
Circuit and method for dynamically controlling the impedance of an input/output driver
Disclosed is an input/output (IO) device having a power supply node, an input node for receiving an input data signal, and an output node for outputting an output data signal generated in response...
|
|
|
6784715 |
Conditional clock buffer circuit
A conditional clock buffer circuit includes a clock output and is coupled to receive a clock input and a condition signal. The conditional clock buffer circuit includes a first circuit coupled to...
|
|
|
6784720 |
Current switching circuit
In a current switching circuit, a complementary circuit switches, in response to an input signal, a pair of current mirror circuits between a first state, enabling the first of the current mirror...
|
|
|
6784700 |
Input buffer circuit
An input buffer circuit has a pass gate circuit coupled to an input. A pseudo-differential amplifier is coupled to the pass gate circuit. A level shifter is coupled to the pseudo-differential...
|
|
|
6784701 |
CMOS buffer circuit
A CMOS buffer circuit includes (1) a first CMOS inverter having a first p-channel MOSFET, which has a first threshold value that becomes smaller as the temperature rises and which is rendered ON...
|
|
|
6781422 |
Capacitive high-side switch driver for a power converter
The present invention discloses a capacitive high-side switch driver for a power converter. The capacitive high-side switch driver according to the present invention includes an inverter and two...
|
|
|
6781404 |
Semiconductor integrated circuit and manufacturing method thereof
A semiconductor integrated circuit including interconnect for connecting a current switch circuit and an emitter follower circuit and a method for producing the semiconductor integrated circuit. A...
|
|
|
6777983 |
Differential voltage transmission circuit
A differential voltage transmission circuit. The reference bias circuit outputs a first reference voltage, a second reference voltage and a reference current corresponding to a reference current...
|
|
|
6777827 |
Switching arrangement for galvanically insulated control of a load-controlled power switch
In a switching arrangement for controlling a load-controlled power switch via a transformer Ü, a voltage signal is inputted into the transformer, the voltage signal being comprised of impulses of...
|
|
|
6777974 |
Arrangement and method for adjustment of the slope times for one or more drivers and a driver circuit
The invention relates to an arrangement ( 10 ) and a method for adjusting the slope times of one or more drivers ( 90 ) in such a way that the adjustment is essentially independent of external...
|
|
|
6774700 |
Current-mode logic differential signal generation circuit employing squelch
An electrical circuit generates both a differential data signal and a “squelch,” or “out-of-band,” state over a differential signal pair by employing common-mode logic (CML) technology. In...
|
|
|
6774665 |
Cascode SSTL output buffer using source followers
A cascode SSTL output buffer using a source follower circuit includes a biasing circuit arranged to generate a first bias signal. The source follower circuit is responsive to the first bias signal...
|
|
|
6771109 |
Semiconductor device with interface circuitry having operating speed during low voltage mode improved
Core circuitry is configured with a transistor formed of a gate oxide film of a thin film thickness, receiving a first power supply voltage to operate. Interface circuitry is configured with a...
|
|
|
6771097 |
Series terminated CMOS output driver with impedance calibration
A differential line driver includes a plurality of driver cells. Control logic outputs positive and negative control signals to the driver cells so as to match a combined output impedance of the...
|
|
|
6771098 |
Data output buffer having a preset structure
Disclosed is a data output buffer having a preset structure. The data output buffer comprises a plurality of groups, each group having two data output buffers, a preset driver for precharging or...
|
|
|
6768363 |
Output driver circuit for controlling up-slew rate and down-slew rate independently and up-driving strength and down-driving strength independently
An output driver circuit includes a push-pull driver for driving an output signal of a semiconductor device to one of two voltage levels corresponding to a determined data state. The push-pull...
|
|
|
6768367 |
Pre-biased voltage level shifting circuit for integrated circuit devices utilizing differing power supply levels
A pre-biased voltage level shifting circuit of especial applicability with respect to those integrated circuit devices requiring a technique for converting circuit operation between differing power...
|
|
|
6768340 |
Fault-tolerant inverter circuit
The present invention provides a fault-tolerant inverter circuit, comprising a signal input point for receiving the input signals. A first inverter, the input end of the first inverter connects to...
|
|
|
6768350 |
Microprocessor based solid state DC power controller
A switching system includes a microcontroller that provides a powering signal to a solid state switch, such as a field effect transistor (FET). A powering signal from the microcontroller preferably...
|
|
|
6768393 |
Circuit and method for calibrating resistors for active termination resistance, and memory chip having the circuit
A circuit and method for calibrating an active termination resistor irrespective of changes in process, voltage, or temperature is provided. The method includes the steps of (a) calibrating a first...
|
|
|
6768351 |
Apparatus and a method for pMOS drain current degradation compensation
An apparatus and a method for compensating the drain current degradation in pMOS transistors are disclosed. The pMOS transistor receiving drain current compensation is a primary pMOS transistor....
|
|
|
6766155 |
Fixed termination scheme for differential receiver that compensates for process, voltage, and temperature variations
A novel terminating differential bus receiver with automatic compensation for process, voltage, and temperature variation is presented. A termination circuit is connected internal to the integrated...
|
|
|
6762622 |
Output buffer circuit for excessive voltage protection
A output buffer circuit comprises a pull-up transistor, a boost transistor and a boost-controlling circuit. The pull-up transistor has a drain connected to a voltage source, a source connected to...
|
|
|
6762625 |
Programmable differential current mode line driver with multiple classes of circuit operation
A programmable differential current mode line driver with multiple classes of circuit operation that can be digitally programmed to operate in a low distortion, low noise class A mode or a low...
|
|
|
6759874 |
Electronic circuit with a driver circuit
An electronic circuit has a driver circuit to drive a signal onto a signal line. The driver circuit contains a first switching device with a first forward resistance between a first supply voltage...
|
|
|
6759880 |
Driver circuit connected to a switched capacitor and method of operating same
An integrated circuit driver includes an output stage having source drain paths of PFET and NFET connected in series with each other across DC power supply terminals. A pair of CMOS inverters...
|
|
|
6756810 |
Apparatus and method to provide a single reference component for multiple circuit compensation using digital impedance code shifting
A single external impedance element is used to perform multiple circuit compensation. A reference impedance code is first generated based on matching an internal impedance generated by transistors...
|
|
|
6756623 |
Semiconductor device and method of driving transistors
When a driving unit ( 100 ) charges gate input capacitance ( 6 ) of an IGBT ( 7 ), the gate input capacitance ( 6 ) accumulates electric charges which are accumulated therein when the driving unit...
|
|
|
6756825 |
Power device driving circuit
Low-side switching devices ( 1 A, 1 B) and high-side switching devices ( 2 A, 2 B) are insulated gate bipolar transistors, to which clamp diodes ( 3 A, 3 B, 4 A, 4 B) are connected in...
|
|
|
6756824 |
Self-biased driver amplifiers for high-speed signaling interfaces
Disclosed are novel methods and apparatus for efficiently providing self-biased driver amplifiers for high-speed signaling interfaces. In an embodiment of the present invention, a self-biased...
|
|
|
6756826 |
Method of reducing the propagation delay and process and temperature effects on a buffer
A buffer circuit with slow output edges is described. Pulsed higher value currents are driven from one shot timing circuits to inject a pulse of current into the control gate of the buffer's output...
|
|
|
6753698 |
Low power low voltage transistor—transistor logic I/O driver
An I/O driver comprising: a circuit adapted to be powered by a first power supply. The circuit is adapted to receive a first signal referenced to the voltage of a second power supply and is adapted...
|
|
|
6753707 |
Delay circuit and semiconductor device using the same
A delay circuit includes an output circuit including first and second output elements. The first and second output elements are connected serially between a first power supply source and a second...
|
|
|
6750684 |
Input circuit buffer supporting a low voltage interface and a general low voltage transistor logic(LVVTL) interface
An input buffer circuit simultaneously supports a low voltage interface and a general low voltage transistor-transistor logic (LVTTL) interface and operates at high speed. In the input buffer...
|
|
|
6750685 |
Apparatus and method for a bi-directional charge driver circuit
A bi-directional charge driver circuit provides an output voltage that may be increased or decreased according to two control signals. When the output voltage is configured as an adjustable...
|
|
|
6747487 |
Gate coupled voltage support for an output driver circuit
A method and apparatus for supporting a voltage in an output driver circuit and smoothing the response of the voltage to switching operations in the output driver circuit. A capacitive element is...
|
|
|
6744298 |
Semiconductor device
In the output circuit, at a subsequent stage of a gate circuit operating with a power supply voltage related to a first power supply voltage, a latch circuit formed of an inverter circuit and a MOS...
|
|
|
6744287 |
Slew rate control circuit
A bi-directional communication system includes a driver capable of controlling a slew rate of transmitted data signals. Impedance matching can be provided to match an impedance of a driver circuit...
|
|
|
6744288 |
Driver with bulk switching MOS power transistor
A digital power supply system provides a supply voltage to semiconductor circuits. The power supply system utilizes a pulse width modulator to output a signal into a LC filter that generates a DC...
|
|
|
6744280 |
Voltage output differential (VOD) correction circuit for differential drivers
System and methods are provided for monitoring circuit performance and correcting for variations in current reference signals to maintain a desired Voltage Output Differential (VOD) between the two...
|
|
|
6741106 |
Programmable driver method and apparatus for high and low voltage operation
A pad driver method and apparatus is presented. The pad driver includes a dual path configuration. The dual path includes a first path and a second path. Both paths include a pre-driver. The first...
|
|
|
6741095 |
Data transmission system, circuit and method
A transmission system and method for transmission of digital data with impedance matching at the terminal ends reduces reflected signals due to impedance mismatch at the terminating ends and due to...
|
|
|
6741115 |
Digital level shifter for maintaining gate oxide integrity of scaled driver devices
A digital level shifter for driving the input of a scaled P-channel driver device within a voltage shifted range to preclude gate-oxide breakdown of the scaled driver device. The scaled driver...
|
|
|
6737894 |
Method and apparatus for generating impedance matched output signals for an integrated circuit device
An apparatus for generated impedance matched output signals for an integrated circuit is disclosed. The apparatus includes a master true driver circuit, a master complement driver circuit and...
|
|
|
6734706 |
Circuit for driving a power device
A driving circuit includes a level shift circuit that shifts and outputs the level of the main signals consisting of the “ON” and “OFF” signals that respectively instruct ON and OFF of the...
|
|
|
6734702 |
Impedance calibration circuit
An impedance calibration circuit for a serial ATA (SATA) transmitter has a resistor in series with each leg of the differential output of the transmitter. An array of selectable resistors is in...
|