|
Match
|
Document |
Document Title |
|
|
6882188 |
Input/output buffer
An input/output buffer. An input/output circuit has a transmission terminal coupled to an I/O pad, and a floating N-well region. A P-gate control circuit conveys the second gate control signal to...
|
|
|
6879190 |
Low-power driver with energy recovery
The present invention provides an energy recovering driver that includes a pull-up control, a pull-down control and a transmission gate. The pull up control is responsive to a pull-up control...
|
|
|
6879189 |
Asynchronous fault detection circuit for a PWM driver
Fault detection circuitry is provided for a PWM driver responsive to a PWM input signal to produce a PWM output signal, and includes a first circuit producing a scaled switching signal as a scaled...
|
|
|
6876234 |
Integrated circuit with output drivers
An integrated circuit is provided with at least two output drivers ( 4 ) without substrate contacts. The integrated circuit is further provided with at least a core with a Vssc contact ( 7, 9 ) and...
|
|
|
6876231 |
Driver circuit for use in pin electronics card
A driver circuit for switching an output voltage (Vout) at an output terminal 3 by using diode bridges 1 and 2 includes a first current mirror circuit 10 for letting flow a first balance...
|
|
|
6873189 |
I/O buffer circuit
In an I/O buffer circuit for solving problems occurred due to I/O voltage level difference, the I/O buffer circuit includes a logical controller for generating an enable signal and data according...
|
|
|
6870390 |
Tx line driver with common mode idle state and selectable slew rates
A transmit line driver with selectable slew rates and a common mode idle state comprises a capacitor array of selectable capacitors coupled between a line driver and a pre-driver wherein a slew...
|
|
|
6870406 |
Output driver circuit
An output driver circuit includes an input stage to which an input voltage is applied, and an output stage to which an output voltage is applied, input stage and output stage being connected by at...
|
|
|
6870697 |
Overshoot current phase/amplitude control for hard disk drive write current
Devices and methods for generating a magnetic head-specific overshoot current which is combined with an alternating current waveform into a write current used by the magnetic head to store...
|
|
|
6870405 |
Method for driving an insulated gate semiconductor device using a short duration pulse
A circuit for driving a MOSFET ( 12 ) includes a capacitor ( 14 ) and a switch ( 16 ) connected to a gate ( 20 ) of the MOSFET. The circuit applies a charge pulse to the gate of the MOSFET so as to...
|
|
|
6870416 |
Semiconductor device with clock enable buffer to produce stable internal clock signal
A semiconductor device includes a clock buffer block for receiving and buffering an external clock signal and then outputting an internal clock in response is a second control signal; a clock...
|
|
|
6861880 |
Driving circuit for push-pull operated transistors
A driving circuit having a p-n-p transistor and an n-p-n transistor which are connected in series between a high-voltage side source terminal (V B ) and a ground terminal, and a plurality of...
|
|
|
6859402 |
Circuit for lines with multiple drivers
An apparatus may include at least a first transistor, a second transistor, and a circuit. The first transistor has a first control terminal coupled to receive a first dynamic data signal, and is...
|
|
|
6856178 |
Multi-function input/output driver
A high-speed I/O driver includes circuitry that is configurable to meet single-ended and differential I/O signal standards. For one embodiment, the driver includes four input circuits that can be...
|
|
|
6857079 |
Integrated driver electronic (IDE) device power control
Methods and apparatus for power managing IDE devices. A driver is coupled to a switch, the driver receiving a control signal from a computer system, the control signal indicating whether the...
|
|
|
6856175 |
Ultrasound transmitter with voltage-controlled rise/fall time variation
In an ultrasound transmit ASIC, the rise and fall times of the output pulse can be controlled by varying the gate-source voltage used to drive the output-stage transistors. Control of the rise/fall...
|
|
|
6856177 |
High side power switch with charge pump and bootstrap capacitor
A power switching circuit comprising a power semiconductor switching device, a charge pump circuit having a control input to control whether it is on or off and a charge pump output, the charge...
|
|
|
6853220 |
Method and amplification circuit with pre-emphasis
A method for amplifying a digital signal representative of data to be transmitted by a line driver with pre-emphasis over an output line is provided. The gain of the line driver is varied between...
|
|
|
6850099 |
Scalable driver device and related integrated circuit
In a scalable driver device having a plurality of driver stages whose outputs are connected to a common terminal contact for providing a common output signal, drive parameters of the driver stages,...
|
|
|
6850091 |
Bi-directional impedance matching circuit
The present invention provides a bi-directional impedance matching integrated circuit which is couplable through an interface to a channel for signal transmission and reception. The invention...
|
|
|
6844759 |
Method and circuit for eliminating charge injection from transistor switches
A method for reducing charge injection from a field effect transistor switch in a circuit being controlled by a timing signal having an operation cycle with at least a first phase and a second...
|
|
|
6844770 |
Circuitry to provide a low power input buffer
Input buffer circuitry that prevents high voltage output from high voltage circuitry from being applied to connected low voltage circuitry. An input of the input buffer circuitry receives signals...
|
|
|
6838908 |
Mixed-voltage I/O design with novel floating N-well and gate-tracking circuits
A mixed-voltage I/O buffer circuit that prevents leakages through a driver stage PMOS transistor is provided. The buffer circuit has a first part that prevents leakage through a parasitic diode of...
|
|
|
6838900 |
Middle pull-up point-to-point transceiving bus structure
A bus architecture for the application of data transmission between distinct integrated circuits. The bus architecture includes at least one transmission line connecting with I/O pin of ICs for...
|
|
|
6836161 |
Semiconductor switch driving circuit
To provide a semiconductor switch driving circuit in which a stable conducting state and a non-conducting state can be kept, the high-speed switching operation is enabled, a lag of switching timing...
|
|
|
6836144 |
Programmable series on-chip termination impedance and impedance matching
Circuits may provide series on-chip termination impedance to one or more input/output pins. In one embodiment, two off-chip reference resistors in combination with internal calibration circuitry...
|
|
|
6833729 |
Semiconductor device with impedance calibration function
Disclosed is a semiconductor device comprising a reference circuit for receiving a plurality of impedance control signals and generating a reference voltage, a transmission driving circuit for...
|
|
|
6833739 |
Input buffer circuit for semiconductor device
An input buffer circuit includes a differential amplifier that receives a input signal and its complement and generates an amplified signal corresponding to the voltage difference between the input...
|
|
|
6825686 |
Line interface circuit, associated line drivers and methods of operating the same
A line driver is disclosed comprising a termination portion which includes a termination resistance (R term ) and which is supplied in use by an operational amplifier (op-amp), with a termination...
|
|
|
6825699 |
Charge pump circuit, passive buffer that employs the charge pump circuit, and pass gate that employs the charge pump circuit
Buffer that includes an input node, an output node, and a three-transistor charge pump circuit is coupled to the input node and the output node. The buffer generates an output signal that is a...
|
|
|
6825700 |
Semiconductor device
A bootstrap circuit includes at least a chargeable semiconductor element region (D 3, 6 ) and a drift region (Rn, 8 ) of a high-tension island, and junction between the chargeable semiconductor...
|
|
|
6822345 |
Chip/package resonance damping using controlled package series resistance
A method and apparatus for reducing an impedance of a power supply path of an integrated circuit is provided. The power supply path includes a first power supply line and a second power supply line...
|
|
|
6822489 |
Semiconductor integrated circuit having fet
A semiconductor integrated circuit capable of decreasing the amount of signal transmission when an FET is in an OFF state and of improving a variable ratio of the amount of signal transmission,...
|
|
|
6822490 |
Data output circuit for reducing skew of data signal
In a data output circuit for reducing a skewing error of a data signal, a first inversion unit receives a first data signal of an operating voltage level and inverts the received first data signal...
|
|
|
6809559 |
Method of forming a power device and structure therefor
A method of forming a power device ( 10 ) includes forming a power transistor ( 27 ) and a pull-down transistor ( 28 ) on a semiconductor die ( 36 ). The pull-down transistor ( 28 ) is enabled to...
|
|
|
6809560 |
Load sensing circuit for a power MOSFET switch
A circuit for sensing a voltage across a power switch includes a transmission gate, a low pass filter and a comparator. The power switch is controlled by a control signal for turning the power...
|
|
|
6809561 |
Semiconductor power converting apparatus
A semiconductor power converting apparatus including at least one series arrangement of MOS control semiconductor devices such as Insulator-gate Bipolar Transistors (IGBTs) or metal oxide MOS...
|
|
|
6806747 |
Output circuit and microcomputer
When a control power source voltage becomes lower than an operation guarantee voltage level, the output of a start-up circuit assumes an H-level, a NOR gate produces an output shut-off signal of an...
|
|
|
6804305 |
Wide common mode range differential receiver
Disclosed is a wide common mode range differential receiver comprising an input stage adapted to receive an input signal and its complement with wide common mode and output said signals as current...
|
|
|
6803820 |
Apparatus and method for reducing common-mode current in differential link
An output buffer is configured to receive differential input signals and to transmit differential output signals. A pre-driver is coupled to the output buffer and is configured to receive a data...
|
|
|
6801054 |
Output buffer circuit
An output buffer circuit is disclosed that can enhance AC performance and suppress reflected noise. An output buffer circuit can include a first driver circuit ( 2 1 ) and at least one second...
|
|
|
6801062 |
Output circuit
In a first and second logic circuit controlling a driver circuit of CMOS configuration having a plurality of output transistors connected in parallel, a delay fluctuation clock signal and a delay...
|
|
|
6801063 |
Charge compensated bootstrap driving circuit
A circuit and method for electrically driving a load. A bootstrap driving circuit variably drives the load in response to a pulse width modulation control signal. A compensation curcuit then...
|
|
|
6798256 |
Resonant buffer apparatus, method, and system
A buffer circuit includes a resonant circuit. An output of the resonant buffer circuit transitions once for three transitions on an input.
|
|
|
6798235 |
Bus control circuit
A bus interface having a first circuit based on a first pair of transistors of opposite types having a control electrode and a common electrode for providing a first output potential. A second...
|
|
|
6794894 |
Method and system for bidirectional signal transmission
A system for bidirectional signal transmission of an electrical signal from a transmitter at a first location to a receiver at a second location, and from a transmitter at the second location to a...
|
|
|
6794909 |
Output circuit of semiconductor device having adjustable driving capability
In an output circuit of a semiconductor device, an output buffer circuit includes a P-channel MOS transistor and a resistor connected in series between a line of a power supply potential and an...
|
|
|
6792372 |
Method and apparatus for independent output driver calibration
An apparatus and method for independently adjusting or calibrating the characteristics of multiple drivers for output buffer circuits without significantly increasing the associated necessary...
|
|
|
6791377 |
LVDS driver in bipolar and MOS technology
A circuit arrangement for an LVDS driver, which uses combined bipolar and MOSFET technology with at least two MOSFETs, is shown, wherein a multiplier circuit is connected to an output stage of the...
|
|
|
6791392 |
Circuit for shifting an input signal level including compensation for supply voltage variation
A signal level shift circuit is provided for different circuit systems operating based on different supply voltages (VDDL, VDDH), wherein a supply voltage detection circuit detects a reduction of a...
|