|
Match
|
Document |
Document Title |
|
|
7429878 |
Apparatus for controlling drive current in semiconductor integrated circuit devices
A circuit device for variously controlling a current drive capacity of a semiconductor IC device as required by the user. A circuit device, capable of preventing a semiconductor IC device from...
|
|
|
7423454 |
High speed signaling system with adaptive transmit pre-emphasis
A high-speed signaling system with adaptive transmit pre-emphasis. A transmit circuit has a plurality of output drivers to output a first signal onto a signal path. A receive circuit is coupled to...
|
|
|
7420395 |
Output buffer circuit and system including the output buffer circuit
An output buffer circuit, which minimizes or prevents output delay of output signal and degradation of slew rate while suppressing overshoot and undershoot, is provided. In a first time period when...
|
|
|
7420394 |
Latching input buffer circuit with variable hysteresis
An input buffer circuit with hysteresis includes a first stage and a second stage. The first stage includes a resistive device to provide a resistance between two nodes of the first stage. The two...
|
|
|
7417460 |
Multi-standard transmitter
A multi-standard transmitter includes a differential stage that includes a current generator transistor; first and second transistors connected between a first node and the generator transistor and...
|
|
|
7417452 |
Techniques for providing adjustable on-chip termination impedance
Techniques are provided for individually adjusting the on-chip termination impedance that is generated by input and output (IO) buffers in an input/output (IO) bank on an integrated circuit. The IO...
|
|
|
7408386 |
Bootstrap inverter circuit
A bootstrap inverter circuit, consisting of transistors of the same type, comprises a first transistor, a second transistor, a voltage clamp circuit and an output end. The voltage clamp circuit,...
|
|
|
7408378 |
Calibration methods and circuits for optimized on-die termination
Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a transmitter die and a receiver die interconnected via one or more signal transmission...
|
|
|
7408377 |
Driving circuit of an output buffer stage having a high speed and a reduced noise induced on power supply
A driving circuit is for an output buffer stage, with high speed and reduced noise induced on the power supply. The driving circuit may include first and second circuit portions, each intended for...
|
|
|
7405592 |
Integrated circuit capable of minimizing switch transitions
A method according to one embodiment may include switching, by an integrated circuit, a plurality of switches to generate at least one output signal having a first amplitude and a second amplitude....
|
|
|
7400170 |
Differential current-mode driver with high common-mode range and controlled edge rates
A differential current-mode driver that meets the IEEE 1394 standard employs a wide output range in common-mode voltage, minimizes timing skew over this wide range, and has well-controlled...
|
|
|
7388405 |
Signal transmission circuit
A time required for an output voltage of a source follower to rise from Low to a predetermined voltage depends on a bias voltage. Therefore, by setting a converged voltage of an output voltage to...
|
|
|
7385424 |
High-speed differential receiver
A high-speed differential receiver is used between a high voltage domain and a low voltage domain. The high-speed differential receiver includes a common mode differential amplifier coupled to a...
|
|
|
7382159 |
High voltage input buffer
An input buffer circuit includes a voltage limiting circuit and a protection circuit coupled between a pull-up component and a pull-down component of a level detecting circuit. The voltage limiting...
|
|
|
7378878 |
Driver circuit having programmable slew rate
The programmable slew rate driver uses separate and programmably selectable resistors for time constants for on and off transitions on the NMOS and PMOS output transistors. By proper setting of...
|
|
|
7375545 |
Semiconductor device with bus terminating function
The distance between a drain contact and gate electrode in a terminating transistor, which couples a termination resistor connected to an output terminal to a power source node, is set shorter than...
|
|
|
7368952 |
Output buffer circuit
An output buffer circuit includes a first output buffer section and a second output buffer section. The first output buffer section includes complementary semiconductors. The second output buffer...
|
|
|
7363595 |
Method and apparatus for analog compensation of driver output signal slew rate against device impedance variation
Method and apparatus for analog compensation of driver output signal slew rate against device impedance variation. The method includes a signal termination device coupled to a driver output pad. In...
|
|
|
7362146 |
Large supply range differential line driver
A differential transmission line driver with supplemental current sources that overcome switching anomalies and EMU issues when the logic state of the driver is switching. During a logic...
|
|
|
7362127 |
Driver circuit
A driver circuit for driving a device or circuit disposed after it comprises a plurality of driving transistors connected in parallel, a selection unit for selecting one or more groups from a...
|
|
|
7358780 |
Low voltage differential signal driver with high power supply rejection ration
A LVDS (Low Voltage Differential Signal) driver with a high PSRR (Power Supply Rejection Ration) includes a first current source for providing a working current, a switch unit for receiving the...
|
|
|
7358774 |
Output driver circuit with pre-emphasis function
In an output driver circuit and method, a control circuit generates a control signal in response to a current internal data signal. An output driver generates an output data signal in response to...
|
|
|
7358771 |
System including a single ended switching topology for high-speed bidirectional signaling
A system including a single ended switching topology for high-speed bidirectional signaling includes a device coupled to a plurality of bidirectional signal paths. The device includes a plurality...
|
|
|
7358759 |
Semiconductor device with bus terminating function
The distance between a drain contact and gate electrode in a terminating transistor, which couples a termination resistor connected to an output terminal to a power source node, is set shorter than...
|
|
|
7355453 |
Techniques for trimming drive current in output drivers
Techniques are provided for trimming drive current in output drivers to compensate for process variations, model inaccuracies, and/or an off-target process. The actual output drive current is...
|
|
|
7355452 |
High speed differential receiver with an integrated multiplexer input
A high-speed interface between a first network component and a second network component includes a positive voltage input (VINP) and a negative voltage input (VINN) for receiving an input data...
|
|
|
7355447 |
Level shifter circuit
A level shifter is disclosed. The level shifter includes a level shifter core circuit and a pull-up control logic circuit. In response to an input signal and an output signal of the level shifter...
|
|
|
7348811 |
Equalizing transceiver with reduced parasitic capacitance
A signaling circuit having reduced parasitic capacitance. The signaling circuit includes a plurality of driver circuits each having an output coupled to a first output node, and a plurality of...
|
|
|
7345516 |
Apparatus and method for adjusting slew rate in semiconductor memory device
A slew-rate adjusting apparatus for use in a semiconductor memory device includes: a slew-rate modulation signal generator for generating a slew-rate modulation signal according to the number of...
|
|
|
7342418 |
Low voltage differential signal receiver
An LVDS receiver of the present invention rapidly restores an LVDS inputted at a high speed into a full swing signal of CMOS or TTL level. A common mode shifter amplifies an LVDS contained in a...
|
|
|
7336103 |
Stacked inverter delay chain
Stacked inverter delay chains. In accordance with a first embodiment of the present invention, a series stack of two p-type devices is coupled to a series stack of three n-type devices, forming a...
|
|
|
7330053 |
Prestage for an off-chip driver (OCD)
A prestage for generating a control signal for an output driver of an integrated circuit, wherein the integrated circuit can be provided with a reference potential and a supply potential fixed in...
|
|
|
7323908 |
Cascaded pass-gate test circuit with interposed split-output drive devices
A cascaded pass-gate test circuit including interposed split-output drive devices provides accurate measurement of critical timing parameters of pass gates. The rise time and fall time of signals...
|
|
|
7321240 |
Driver circuit for binary signals
The invention relates to a driver circuit for binary signals, said circuit having two branch circuits which are connected in parallel with one another between an input node and an output node, the...
|
|
|
7317338 |
Data input buffer in semiconductor device
The present invention provides an input buffer for use in a semiconductor device reducing a current consumption and maintaining a reliable operation speed by detecting a level of the reference...
|
|
|
7317334 |
Voltage translator circuit and semiconductor memory device
A voltage translator circuit capable of operating at high speed, saving the power consumption, and forming to have a smaller circuit area. When the output level of a decoder 110 is changed from...
|
|
|
7317333 |
Large loading split I/O driver with negligible crowbar
A pre-driver for large I/O pull-up and pull-down transistors is provided so that the I/O pull-up and pull-down transistors do not experience crowbar current, and the pre-driver circuit likewise...
|
|
|
7317328 |
Test device for on die termination
An on die termination (ODT) test device includes: a control unit for selectively activating a plurality of pull-up signals and a plurality of pull-down signals by performing a logic operation to an...
|
|
|
7315186 |
Voltage mode driver with current mode equalization
An equalized driver includes a voltage mode driver to drive data on a conductor and a current mode driver to provide equalization.
|
|
|
7304506 |
Differential output circuit and semiconductor device having the same
A differential output circuit first and second transistors forming a differential pair and having control electrodes input with binary signals, a constant current circuit supplying a constant...
|
|
|
7304505 |
Output buffer stage
The output buffer stage includes a half-bridge output stage having a first pair of complementary drivers connected in series between a supply line and a ground node, the high impedance state or...
|
|
|
7304504 |
Output driver in semiconductor device
An output driver of a semiconductor device, removing the inter-symbol interference noise in data transmission in order to achieve a signal integrity, includes a main driver for driving an output...
|
|
|
7304495 |
Pseudodynamic off-chip driver calibration
A driver system, a driver calibration circuit arrangement for calibration of an impedance of a driver circuit arrangement, and a method for calibration of an impedance of a driver circuit...
|
|
|
7301371 |
Transmitter of a semiconductor device
Embodiments of the present invention provide a transmitter of a semiconductor device, which can output signals corresponding to input signals having various common mode levels and amplitudes. The...
|
|
|
7295042 |
Buffer
A switched capacitor buffer operating by the push-pull method is taught. The buffer may include a pull-up device and a pull-down device. A switched capacitor circuit may be used to control the...
|
|
|
7292068 |
Output driver for use in semiconductor device
There is provided an output driver for use in a semiconductor device capable of remarkably improving linearity of impedance by reducing or minimizing a change of an impedance for output data caused...
|
|
|
7288968 |
Circuit element
A circuit element comprising N paired complementary transistors. The transistors are connected to an upper (V DD ) and lower voltage level (V SS ), in such a way that the paired transistors operate...
|
|
|
7288967 |
Differential output driver and semiconductor device having the same
An embodiment of a differential output driver includes a driver to generate an inverted output signal in response to an input signal and a first control signal, and to further generate an output...
|
|
|
7285978 |
Circuit and method for impedance calibration of output impedance of LVDS driver
An H-bridge LVDS driver circuit includes a means to calibrate the output impedance of the switches of an LVDS driver to any desired value.
|
|
|
7285977 |
Impedance control circuits and methods of controlling impedance
A circuit for controlling impedance may include an impedance adjustment circuit and a control signal generation circuit. The impedance adjustment circuit may adjust an impedance value based on a...
|