|
Match
|
Document |
Document Title |
|
|
7170312 |
Systems and methods for reducing timing variations by adjusting buffer drivability
Systems and methods for reducing variations in the timing of signal transitions which may result from interference with neighboring signal lines by adjusting the drivability of in-line buffers...
|
|
|
7170324 |
Output buffer with selectable slew rate
A buffer design for an integrated circuit that has adjustable slew rate control, yet requires significantly less space to fabricate than does a conventional buffer with slew rate control. A new...
|
|
|
7167017 |
Isolation cell used as an interface from a circuit portion operable in a power-down mode to a circuit portion in a power-up mode
An isolation cell provided between a first module (which can operate in either a power-up mode or a power down mode) and a second module. According to an aspect of the present invention, the...
|
|
|
7167018 |
Circuits, architectures, systems and methods for overvoltage protection
Circuits, architectures, a system and methods for protecting against overvoltages in a high-speed differential signal or circuit. The circuit generally includes (a) a differential signal...
|
|
|
7167038 |
Power efficiency control output buffer
A power efficiency control circuit eliminates short circuit power consumption associated with a CMOS output buffer in a manner that substantially increases the buffer operating efficiency. The...
|
|
|
7161379 |
Shunted current reduction
One disclosed method comprises drawing current from a termination voltage supply and through a termination voltage delivery network by termination circuitry in response to a first signal on one or...
|
|
|
7154296 |
Integrated bus hold and pull-up resistor
Circuits, methods, and apparatus that combine a bus hold and a pull-up circuit in a die area efficient and conflict free manner. An exemplary embodiment of the present invention combines a bus hold...
|
|
|
7155164 |
Method and apparatus for performing transmit pre-emphasis
A pre-emphasis circuit and methods are provided. The circuit includes a first amplifier and a second amplifier. The first amplifier is operable to amplify a signal using a first amplifier current,...
|
|
|
7154301 |
Apparatus and method for a low jitter predriver for differential output drivers
A method and apparatus for a low jitter predriver for differential output drivers. In one embodiment, the predriver comprises a pull-up circuit having at least one pull-up device of a first device...
|
|
|
7151392 |
Output driver circuit
The present invention relates to an output driver circuit for a semiconductor memory device, in particular, a memory device using a DDR II concept or a concept similar thereto, which can reduce a...
|
|
|
7148725 |
Voltage clamp
A pre-driver 102 has a data signal input 110 to receive a data signal, a pair of voltage inputs 103,107 to receive supply voltages, and a data output 135 to provide an output voltage. A...
|
|
|
7142016 |
Input buffer of differential amplification type in semiconductor device
In a semiconductor device, an input buffer for buffering an input signal to provide an internal signal includes a reference voltage adjusting unit configured to receive a reference voltage and to...
|
|
|
7139691 |
Method for calculating weighted average ground bounce noise generated by simultaneous switching outputs in a digital system
Ground bounce noise in a digital system is evaluated using a weighted average simultaneous switching output (“WASSO”) on an I/O bank of a digital switching device, such as a field programmable...
|
|
|
7138836 |
Hot carrier injection suppression circuit
A method of preventing Hot Carrier Injection in input/output connections on low voltage integrated circuits. As integrated circuit voltages drop generally so does the external voltages that those...
|
|
|
7135889 |
Universal single-ended parallel bus
A high speed data communication system uses a single-ended bus architecture with a reference signal extracted from a differential periodic signal that is transmitted along with single-ended data....
|
|
|
7132857 |
High speed receiver with wide input voltage range
A receiver circuit ( 12 ) includes a first gate ( 24 ) that receives an input signal (V IN0 , V IN1 ) and has an output ( 32, 34 ) for providing an output signal (V G0 , V G1 ). A shifting circuit...
|
|
|
7129743 |
Digital audio system on a chip
A GPIO cell of a SOC functions, in a first state, to pass an output signal from one of plurality of modules of the SOC to a pin when an output enable signal is activated. The GPIO cell further...
|
|
|
7129749 |
Programmable logic device having a configurable DRAM with transparent refresh
A programmable logic device (PLD) having a programmable routing structure that employs non-static memory cells, such as dynamic random access memory (DRAM) cells, to control configurable circuit...
|
|
|
7129737 |
Method for avoiding transients during switching processes in integrated circuits, and an integrated circuit
In a method for avoiding transients during switching processes in integrated circuits, a module of the integrated circuit is switched from a first operating state to a second operating state, a...
|
|
|
7126369 |
Transceiver providing high speed transmission signal using shared resources and reduced area
A transceiver provides a high-speed transmission signal using shared resources and reduced area. A differential amplifier has its current source/sink connected to a supply terminal. A multiplexing...
|
|
|
7123053 |
Circuitry for providing overvoltage backdrive protection
A logic gate for use in an electronic system comprising: i) a first component operating from a low voltage power supply rail; ii) a second component operating from a high voltage power supply rail;...
|
|
|
7123054 |
Semiconductor integrated circuit device having an ESD protection unit
A semiconductor integrated circuit device includes a semiconductor integrated circuit formed in a semiconductor chip, and a switching element that is formed in the semiconductor chip and has a...
|
|
|
7119839 |
High resolution CMOS circuit using a matched impedance output transmission line
Image sensor with CMOS output, an another circuit receiving input. The circuit operates like a transmission line, in current mode, with substantially zero voltage. The impedances are matched by...
|
|
|
7119579 |
Supply voltage detection circuit
A supply voltage detection circuit determines when the voltage for any one of the power supply signals received by an integrated circuit device is below its steady state level, as may occur during...
|
|
|
7116127 |
Circuit with fuse and semiconductor device having the same circuit
A circuit with fuses and a semiconductor device having the same circuit include a first switch connected to a power supply voltage or a signal input terminal and turned on in response to a first...
|
|
|
7116135 |
Programmable high speed I/O interface
Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate...
|
|
|
7112996 |
Level shifter for detecting grounded power-supply and level shifting method
A level shifter includes an input buffer, a level shifting circuit, a voltage level detecting circuit, an output buffer and a reference logic circuit. The input buffer buffers a small range input...
|
|
|
7113000 |
Bus agent having multiple reference levels
An integrated circuit is configured as a selected one of a terminated and a non-terminated bus agent for terminating a bus signal line. Reference level selection logic selects one of a first and a...
|
|
|
7109745 |
Configurable integrated circuit for use in a multi-function handheld device
A configurable integrated circuit includes at least one general purpose input/output (GPIO) interface module, a first functional module, and a second functional module. The GPIO interface module...
|
|
|
7106105 |
High voltage integrated circuit driver with a high voltage PMOS bootstrap diode emulator
A high voltage circuit driver includes high and low side driver cells to drive a high and a low side power MOSFET, a bootstrap circuit to energize the high side driver cell, a high voltage PMOS...
|
|
|
7106097 |
IC with dual input output memory buffer
An electronic integrated circuit includes a signal path connected between the functional logic ( 15 ) thereof and an external output terminal thereof, which signal path includes a memory circuit (...
|
|
|
7106103 |
Selectable integrated circuit interface
In an implementation, a selectable integrated circuit interface includes selectable integrated circuit interface configurations that can each interface an integrated circuit. A selection circuit...
|
|
|
7102390 |
Method and apparatus for signal reception using ground termination and/or non-ground termination
Receiving units with inputs that may be ground-terminated and with inputs that are selectively ground-terminated or non-ground terminated are enabled with signal level shifting and a termination...
|
|
|
7102389 |
Voltage translator with data buffer
A voltage translator with data buffer includes an input inverter receiving a data input signal at a first voltage level. A level shifting cross-coupled NOR circuit is coupled to the input inverter...
|
|
|
7098692 |
Switchable power domains for 1.2v and 3.3v pad voltages
An integrated circuit includes a core circuit and a buffer circuit. The buffer circuit includes a plurality of input buffers and a plurality of output buffers that service a plurality of voltage...
|
|
|
7098703 |
Resonant logic driver circuit
An electronic logic driver circuit, for driving a capacitive load between supply potentials for example for use in driving logic circuit elements on or off a chip, is disclosed. The driver circuit...
|
|
|
7098686 |
System generated electromagnetic pulse guard
A discharge guard circuit for use in combination with an integrated circuit that prevents the integrated circuit logic from damage or upset caused by system generated electromagnetic pulses at the...
|
|
|
7095246 |
Variable impedance output buffer
An output buffer circuit ( 10, 40, 50 ) includes an output driver transistor ( 12 ), a predriver circuit ( 14, 54 ), and a bias generator ( 16, 54 ). The predriver circuit ( 14, 54 ) has an input...
|
|
|
7095250 |
Single wire bus communication system with method for handling simultaneous responses from multiple clients
A single wire bus communication system comprises a bus wire, a host device, and at least one client device, with each host and client device having pull-up and pull-down transistors to pull the bus...
|
|
|
7091742 |
Fast ring-out digital storage circuit
A static storage element distorts metastable feedback signals in an unbalanced feedback loop with the resulting metastable signals eroding and being suppressed as they circulate in the loop. The...
|
|
|
7088126 |
Output circuit
An output circuit includes a source follower constituted by a n-channel MOS transistor, having a drain connected to a power source and a source connected to an output terminal, and applying an...
|
|
|
7088141 |
Multi-threshold complementary metal-oxide semiconductor (MTCMOS) bus circuit and method for reducing bus power consumption via pulsed standby switching
A multi-threshold complementary metal-oxide semiconductor (MTCMO) bus circuit reduces bus power consumption via a reduced circuit leakage standby and pulsed control of standby mode so that the...
|
|
|
7084677 |
Line driver
The invention relates to a line driver arrangement for driving signals via at least one subscriber line, provided with:
an input for injecting an input signal and having an output at which a...
|
|
|
7081842 |
Electronic component value trimming systems
Described is a system for trimming the value of an electronic component. The system comprises: at least one trimming component, each trimming component having an associated switch for selectively...
|
|
|
7081774 |
Circuit having source follower and semiconductor device having the circuit
When a potential of a power supply line varies according to a flowing current, the gate-source voltage Vgs of a transistor also varies, leading to variations in the constant current between each...
|
|
|
7078935 |
Simultaneous bi-directional transceiver
A simultaneous bi-directional (SBD) transceiver includes a first, second, third and fourth differential amplifiers, where the third differential amplifier responds to signals input through data...
|
|
|
7075335 |
Level shifter
A first and a second semiconductor switching elements are provided in parallel between a first supply voltage and a second negative reference voltage to become conductive based on an input signal....
|
|
|
7075330 |
System and method for balancing capacitively coupled signal lines
A signal balancing circuit for capacitively coupled signaling between transmitting and receiving devices over a plurality of capacitively coupled signal lines on which data signals are transmitted...
|
|
|
7072227 |
Current mode output driver
A current mode output driver and output current control method of controlling an output current using a gate voltage are provided. The current mode output driver, which outputs data read from a...
|
|
|
7064581 |
Bus interface and method for coupling a bus device to a bus
A bus interface is described, in particular in motor vehicles, for connecting a bus device to a bus using a pair of complementary bus lines, including a first driver circuit whose input is...
|