|
Match
|
Document |
Document Title |
|
|
7443194 |
I/O driver for integrated circuit with output impedance control
An I/O driver has v/i characteristic control for maintaining a substantially flat output impedance response using a transmission gate configuration at an I/O output pad. The configuration includes...
|
|
|
7443217 |
Circuit and method to balance delays through true and complement phases of differential and complementary drivers
A circuit for balancing delays through true and complement phases of complementary drivers includes: a first driver; a second driver; a first delay device coupled to an input of the first driver...
|
|
|
7443212 |
Semiconductor integrated circuit controlling output impedance and slew rate
The present invention provides a semiconductor integrated circuit that can perform impedance control and slew rate control independently of each other and simplify the structure of a control...
|
|
|
7443211 |
Transmitter and transmission circuit
Transmitter and transmission circuit. For realizing a differential transmitter, a switch circuit is connected between two load transistors of two complementary MOS pairs. The switch circuit can...
|
|
|
7439761 |
Apparatus and method for controlling a driver strength
Method of controlling a driver strength and a termination impedance of a signal line of an interface, wherein the driver sends an output signal as an alternating voltage with a frequency, wherein...
|
|
|
7436214 |
Pseudo differential current mode receiver
A pseudo differential current mode receiver includes a regulated cascode buffer for buffering a received data current to generate a buffered data current with cascode-reduced input impedance and...
|
|
|
7432747 |
Gate driving circuit
The present invention relates to a gate driving circuit, comprising a driver control circuit, a voltage following bias circuit, a pull up circuit and a MOS transistor. The driver control circuit...
|
|
|
7432732 |
Integrated circuit device including interface circuit and electronic apparatus
An integrated circuit device, includes: an input pad region including a differential signal input region receiving a pair of differential signals, a first power supply input region and a second...
|
|
|
7429972 |
High slew-rate amplifier circuit for TFT-LCD system
A high slew rate amplifying circuit, for a TFT-type of LCD system, includes: an operational amplifier; a pull-up transistor connected to the output of the operational amplifier; a pull-down...
|
|
|
7429876 |
Differential signal transmission system
A differential signal transmission system includes m different voltage/current supplies, n transmission end, and a controller. The controller includes m×n switches. Each of the switches is coupled...
|
|
|
7427878 |
Low-voltage differential signal driver for high-speed digital transmission
A low-voltage differential signal (LVDS) driver includes at least two programmable fingers operable to drive a signal and at least two pre-drivers. Each pre-driver is associated with one or more of...
|
|
|
7426239 |
Method and transmission apparatus for transmitting a bivalent signal
A method and an apparatus for transmitting information contained in a transmission signal via at least one channel includes a number of processing steps at the transmitter end. At least one pulse...
|
|
|
7425846 |
Gate driving device and flat display device employing such a gate driving device
A flat display device may include a plurality of electrodes arranged in one direction, a first transistor coupled between the plurality of electrodes and a first power source for supplying a first...
|
|
|
7417462 |
Variable external interface circuitry on programmable logic device integrated circuits
A programmable logic device (“PLD”) includes circuitry for optionally and variably modifying characteristics of an input signal in any of several respects. Examples of such modifications...
|
|
|
7417460 |
Multi-standard transmitter
A multi-standard transmitter includes a differential stage that includes a current generator transistor; first and second transistors connected between a first node and the generator transistor and...
|
|
|
7417461 |
Signal output circuit
An LVDS output circuit steadily supplying an output current of magnitude I includes a current source 101 outputting a current of 2I, current sources 102, 103, 106, 107 allowing a current of ΔI...
|
|
|
7417451 |
Leakage power management with NDR isolation devices
A method and system for minimizing sub-threshold leakage in a logic block is disclosed. An NDR isolation device is coupled between the logic block and ground to form a virtual ground node. To put...
|
|
|
7417464 |
Bi-directional signal transmission system
A bi-directional signal transmission system including, a first bi-directional signal path having circuitry adapted to generate a logic high level on said first path, one or more first stations...
|
|
|
7417459 |
On-die offset reference circuit block
A method and apparatus for an integrated circuit having a offset reference circuit block to receive an external voltage reference and output an offset reference voltage are described herein.
|
|
|
7411415 |
Bus termination scheme having concurrently powered-on transistors
Embodiments of methods, apparatuses, systems and/or devices associated with a bus termination scheme are disclosed.
|
|
|
7411420 |
High-speed input signal receiver circuit
An input integrating circuit and a differential amplifier circuit are provided in a receiver circuit which samples a pair of differential input signals, detects the levels of said pair of input...
|
|
|
7408385 |
Receiver circuit, differential signal receiver circuit, interface circuit, and electronic instrument
A receiver circuit, which is connected with a partner transmitter circuit through a signal line and receives a signal based on current which flows through the signal line, includes a...
|
|
|
7408399 |
Active driving of normally on, normally off cascoded configuration devices through asymmetrical CMOS
Disclosed is a method of controlling a High Electron Mobility Transistor (HEMT) through a cascode circuit, the cascode circuit including first and second switches, a capacitor connected to a source...
|
|
|
7405594 |
Current mode driver with constant voltage swing
A current mode driver generates a differential output signal that has a constant voltage swing between a lower voltage level and an upper voltage level. A feedback module determines an intermediate...
|
|
|
7405592 |
Integrated circuit capable of minimizing switch transitions
A method according to one embodiment may include switching, by an integrated circuit, a plurality of switches to generate at least one output signal having a first amplitude and a second amplitude....
|
|
|
7405593 |
Systems and methods for transmitting signals across integrated circuit chips
Disclosed are on-chip global electrical signaling systems and methods employing differential current-mode sensing having reduced delay and energy dissipation compared to conventional inverter...
|
|
|
7403041 |
Techniques for enabling a 10BT active output impedance line driver using a low power supply
A line driver for generating 10 BT signals is disclosed. Digital symbols to be transmitted via a 10 BT Ethernet line are converted by a digital-to-analog converter into a corresponding analog...
|
|
|
7403040 |
Reference voltage generators for reducing and/or eliminating termination mismatch
A system including a plurality of transmission lines, a transmitter outputting respective signals to each of the plurality of transmission lines, a receiver receiving each of the plurality of...
|
|
|
7403047 |
System and method for power-on control of input/output drivers
A system and method for controlling an input/output driver. The system includes a control system configured to receive a first supply voltage and a second supply voltage and generate a control...
|
|
|
7400163 |
Dead time control circuit capable of adjusting temperature characteristics of dead time
In a dead time control circuit, a delay circuit is connected to an input terminal and adapted to delay signals therethrough by a delay time corresponding to a dead time. A logic circuit has a first...
|
|
|
7400170 |
Differential current-mode driver with high common-mode range and controlled edge rates
A differential current-mode driver that meets the IEEE 1394 standard employs a wide output range in common-mode voltage, minimizes timing skew over this wide range, and has well-controlled...
|
|
|
7397284 |
Bootstrapped circuit
A bootstrapping circuit capable of sampling input signals beyond a supply voltage is disclosed. In one embodiment, the bootstrapped circuit is implemented having a reduced area and/or power...
|
|
|
7394290 |
Semiconductor integrated circuit
A semiconductor integrated circuit with low power consumption is provided. In one embodiment, the semiconductor integrated circuit includes a logic circuit portion that is connected between a first...
|
|
|
7394286 |
Field programmable gate array long line routing network
A multi-directional routing repeater has a plurality of buffers, each of the plurality of buffers has an input and an output. The output of each of the plurality of buffers is connected to a...
|
|
|
7391231 |
Switch selectable terminator for differential and pseudo-differential signaling
An active terminator is configured with switches to select between terminating two lines for transmitting one differential signal pair or two single ended signals terminated in a...
|
|
|
7388404 |
Driver circuit that limits the voltage of a wave front launched onto a transmission line
A driver circuit limits the magnitude of the initial wave front launched onto a transmission line to a voltage that is approximately one-half of the supply voltage. Thus, immediately after the...
|
|
|
7382160 |
Differential output circuit with reduced differential output variation
In a differential output circuit, a second amplifier has a positive terminal connected to a second fixed potential and a negative terminal to a fifth switch at a first terminal. First and second...
|
|
|
7382151 |
Method for reducing cross-talk induced source synchronous bus clock jitter
A first clock signal of frequency F is used to couple data to an off-chip driver (OCD) using a master/slave flip flop (FF), wherein the master latch is clocked with the first clock signal and the...
|
|
|
7378875 |
Compensation circuits for unequal input/output common mode voltages
A circuit apparatus having compensation circuits for unequal input/output common mode voltages is presented. The apparatus includes a circuit unit, a feedback path and a current source. The circuit...
|
|
|
7378876 |
Complementary output inverter
A complementary output driver includes a driver input that receives an input signal which alternates between a first state and a second state. A first inverter has a first input and a first output....
|
|
|
7378877 |
Output buffer circuit
An output buffer with a pre-emphasis function to deliver a logic signal to a transmission line as a distributed constant circuit includes a first buffer to receive a first signal assigning a...
|
|
|
7372291 |
Circuits having precision voltage clamping levels and method
A slew rate control circuit includes a receiver for receiving input signals and an output generator for generating output signals based on the input signals. The slew rate control circuit also...
|
|
|
7372302 |
High speed, out-of-band differential pin driver
A driver block for a differential pin driver that supports out-of-band signaling. The driver block includes a main enable switch that is controlled by a high speed driver inhibit (DINH) signal. The...
|
|
|
7368949 |
Output driver and output driving method for enhancing initial output data using timing
An output driver for enhancing initial output data using timing includes a selection signal generation unit for generating a selection signal, a reference data generation unit for generating...
|
|
|
7365571 |
Input buffer with wide input voltage range
The input buffer is driven by a data input/output supply voltage. The input buffer generates an output signal from an input signal that swings between the data input/output supply voltage and a...
|
|
|
7365572 |
Multipath input buffer circuits
Provided is a multi-path input buffer circuit, which passes a signal input to a semiconductor device through different paths in consideration of the voltage level of the input signal. The...
|
|
|
7365570 |
Pseudo-differential output driver with high immunity to noise and jitter
Circuits and methods are provided for transmitting a pseudo-differential output signal with relatively high immunity to noise and jitter. The output driver of the invention receives two...
|
|
|
7362146 |
Large supply range differential line driver
A differential transmission line driver with supplemental current sources that overcome switching anomalies and EMU issues when the logic state of the driver is switching. During a logic...
|
|
|
7358770 |
Driver circuit
A circuit includes a first driver, a second driver, and a transformer coupled to the first and second driver. In operation, the first driver receives a first signal from a first input port, the...
|
|
|
7358780 |
Low voltage differential signal driver with high power supply rejection ration
A LVDS (Low Voltage Differential Signal) driver with a high PSRR (Power Supply Rejection Ration) includes a first current source for providing a working current, a switch unit for receiving the...
|