|
Match
|
Document |
Document Title |
|
|
7598950 |
Display control device with multipurpose output driver
A display control device includes a controller, a scaling engine, a timing controller, a selector and an interface circuit. The controller is for providing a mode-control signal. The scaling engine...
|
|
|
7554361 |
Level shifter and method thereof
A level shifter and method thereof. The level shifter may include a protective circuit configured to receive an input signal having an input voltage level, the input signal received on an input...
|
|
|
7336100 |
Single supply level converter
A level converter for interfacing two circuits supplied by different supply voltages, and integrated circuit including the level converter interfacing circuit in two different voltage islands. A...
|
|
|
7038491 |
Level shifter for wide range operation
A programmable level shifter. The programmable level shifter comprises a first P-type FET, a second P-type FET, a third P-type FET, a fourth P-type FET, a fifth P-type FET, a sixth P-type FET, a...
|
|
|
6721212 |
Memory control circuit and control system for a plurality of memories interconnected via plural logic interfaces
A memory control circuit includes a controller ( 1 A) for controlling a RAM ( 13 ) conforming to the standard where source voltage is 2.5 V (SSTL2 standard), and a nonvolatile memory ( 14 )...
|
|
|
6456120 |
Capacitor-coupling differential logic circuit
A capacitor-coupling differential logic circuit handling the output of a differential circuit using coupling capacitors and sense amplifier. The coupling capacitors can couple a control signal to...
|
|
|
6411140 |
Method and apparatus for reducing skew between input signals and clock signals within an integrated circuit
The integrated circuit includes an input path circuit with an address path having an input buffer for providing address signals to a register. A separate clock path having an input buffer provides...
|
|
|
6307396 |
Low-consumption TTL-CMOS input buffer stage
A low-consumption TTL-CMOS input buffer stage includes a chain of inverters cascade connected between an input receiving electric signals at a TTL logic level and an output reproducing electric...
|
|
|
6236236 |
2.5 volt input/output buffer circuit tolerant to 3.3 and 5 volts
An apparatus and method of communicating signals between a 2.5 volt internal circuit and both 3.3 and 5 volt external circuits using a P-well. The apparatus includes a circuit having a P-well...
|
|
|
6232803 |
Tightly controlled output level CMOS-PECL driver
A driver circuit is provided comprising a detection circuit, configured to sense a plurality of different variable operating condition signals, and in accordance therewith, provide a plurality of...
|
|
|
6097216 |
Integrated buffer circuits having improved noise immunity and TTL-to-CMOS signal conversion capability
Integrated buffer circuits which are less susceptible to noise and provide TTL-to-CMOS signal conversion capability include a first TTL-compatible inversion buffer, a second CMOS-compatible...
|
|
|
6091264 |
Schmitt trigger input stage
A circuit and a method are disclosed for a Schmitt trigger stage which converts transistor-transistor logic (TTL) into metal oxide semiconductor (MOS) logic signal levels using all MOS devices. The...
|
|
|
6069492 |
Voltage compensating CMOS input buffer circuit
A voltage compensating CMOS input buffer converts input TTL signals to CMOS logic levels, and compensates for changing supply voltage by using a n-channel transistor to vary the effective size...
|
|
|
6064226 |
Multiple input/output level interface input receiver
The present invention provides an input receiver in a differential amplifier or modified differential amplifier configuration which adjusts the input high and low voltage signals compatible with...
|
|
|
6040714 |
Method for providing two modes of I/O pad termination
The present invention provides a method of providing two different modes of operation for an output driver on an integrated circuit. A first mode provides an open drain driver, such as an enhanced...
|
|
|
5986472 |
Voltage level translation for an output driver system with a bias generator
Circuit and method aspects are provided for voltage level translation circuit for an output driver. In a circuit aspect, a circuit includes an input mechanism for receiving an internal data signal...
|
|
|
5955893 |
Power saving buffer circuit buffer bias voltages
An embodiment of the invention provides a buffer circuit having reduced power consumption. The buffer circuit comprises a power saving switch coupled to a buffer at a bias node. The buffer has an...
|
|
|
5905386 |
CMOS SONET/ATM receiver suitable for use with pseudo ECL and TTL signaling environments
A pulse receiver, comprising a pair of complementary symmetry metal oxide silicon (CMOS) common gate amplifiers connected between a 5 volt supply (ECL) voltage rail and an ECL ground (AGND), for...
|
|
|
5883528 |
Five volt tolerant TTL/CMOS and CMOS/CMOS voltage conversion circuit
An input circuit to a semiconductor device may selectively accept different voltage logic levels (e.g., TTL or CMOS) as selected by a preset selection signal. The selection signal activates an...
|
|
|
5880601 |
Signal receiving circuit and digital signal processing system
A signal receiving circuit comprising a first P-channel MOSFET amplifier and a first N-channel MOSFET amplifier having gates supplied with positive signals from a pair of signal transmission lines;...
|
|
|
5872464 |
Input buffer with stabilized trip points
The present invention provides a circuit and method using a floating PMOS transistor connected in series between the transistors of an input invertor. The floating PMOS transistor may be used to...
|
|
|
5751166 |
Input buffer circuit and method
A method and a circuit for automatically adjusting a switching threshold of an input buffer circuit (100) to conform to an input signal V IN which can be from either a TTL or a CMOS logic family....
|
|
|
5731713 |
TTL to CMOS level translator with voltage and threshold compensation
A CMOS input buffer is described for such CMOS circuits as dynamic random access memories, microprocessors, and the like, for receiving TTL logic high and low level signals. The input buffer...
|
|
|
5654664 |
Input buffer circuit for a semiconductor memory
An input buffer circuit of a semiconductor memory capable of controlling a logic threshold voltage of the circuit according to a change in an external supply voltage, which includes an external...
|
|
|
5633602 |
Low voltage CMOS to low voltage PECL converter
A means of converting low voltage CMOS logic levels operating with a 3.3 volts logic level to low voltage PECL logic levels operating with a 3.3 volts supply voltage and a 0.8 volts logic level....
|
|
|
5612635 |
High noise-margin TTL buffer circuit capable of operation with wide variation in the power supply voltage
A buffer circuit for converting logic signals generated by apparatus implemented in a TTL technology to logic signals processed by apparatus implemented by the CMOS technology includes an input...
|
|
|
5602496 |
Input buffer circuit including an input level translator with sleep function
An input buffer circuit is disclosed which provides better noise margin and sharper switching edges than previously known systems. This circuit includes an input level translator, a Schmitt trigger...
|
|
|
5602495 |
Apparatus for providing an output voltage with substantially identical rising and falling characteristics
An inverter receives an energizing voltage with a particular magnitude (e.g. 1.5 V) at a first terminal and produces the voltage at a second terminal. The received and produced voltages are...
|
|
|
5600267 |
Apparatus for a programmable CML to CMOS translator for power/speed adjustment
A CMOS circuit is disclosed for translating a signal from CML to CMOS logic voltage levels. The CMOS circuit includes two amplifier circuits coupled in parallel. The first amplifier circuit...
|
|
|
5589783 |
Variable input threshold adjustment
According to the present invention, an integrated circuit device is capable of responding to more than one input threshold voltage level by making only minimal changes to the device. The input...
|
|
|
5559461 |
Drive circuit detecting slow signal transition
A drive circuit includes first and second circuit sections. The first circuit section maintains, during an initial stage of a transient period of an input signal, its output level before the signal...
|
|
|
5557219 |
Interface level programmability
A system of interface circuits (15, 20-1 through 20-N) includes a mode sensing circuit (15) and one or more output circuits (20-1 through 20-N). The mode sensing circuit is arranged for producing...
|
|
|
5541533 |
Output circuit for an TTL-CMOS integrated circuit
An output circuit for a TTL-CMOS integrated circuit that comprises an output stage with two P MOS and N MOS transistors in parallel, which are connected in cascade with an N MOS enabling transistor...
|
|
|
5532620 |
Input buffer circuit capable of corresponding to variation of operating voltage in semiconductor integrated circuit
An input buffer circuit for converting a TTL(TTL:Transistor transistor logic) level signal supplied from an outside into an internal CMOS level signal. The input buffer circuit comprises a power...
|
|
|
5525914 |
CMOS driver circuit
A clock distribution system for a data processing system is implemented in CMOS technology wherein a full-swing differential clock signal is converted to a low-voltage swing differential clock...
|
|
|
5517131 |
TTL input buffer with on-chip reference bias regulator and decoupling capacitor
An input buffer insensitive to changes in supply voltage, temperature and other operational parameters comprises a decoupling capacitor and receives a reference voltage. In one embodiment, the...
|
|
|
5502405 |
Method and apparatus for CML/EC to CMOS/TTL translators
A translator for translating signals from a CML or ECL circuit to signals that are compatible with CMOS or TTL voltage levels is disclosed. The translator has minimum power consumption and provides...
|
|
|
5486778 |
Input buffer for translating TTL levels to CMOS levels
An inverter receives an energizing voltage with a particular magnitude (e.g. 1.5 V) at a first terminal and produces the voltage at a second terminal. The received and produced voltages are...
|
|
|
5471149 |
High-speed large output amplitude voltage level shifting circuit
A voltage level shifting circuit which enables realization of high sensitivity input, high speed, and large output amplitude with a low power consumption, wherein a flipflop is constituted by two...
|
|
|
5469080 |
Low-power, logic signal level converter
A low-power, logic signal level converter includes a CMOSFET current mirror differential amplifier with a current control element for providing a level-converted output logic signal in response to...
|
|
|
5467044 |
CMOS input circuit with improved supply voltage rejection
A CMOS input circuit that has a first inverter stage for comparing non rail-to-rail digital input voltages to a threshold voltage, and producing inverted CMOS output voltages is disclosed. The...
|
|
|
5440248 |
Power-saver differential input buffer
An input circuit designed for a semiconductor device. A first input buffer (14) receives a control signal EN, an input signal IN, and a reference signal VREF, for producing a first output signal...
|
|
|
5438280 |
Input circuit receiving input signal of TTL level
A signal input circuit having a CMOS inverter for receiving an input signal of a TTL level is disclosed. This circuit includes a first transistor of one channel type connected between a first power...
|
|
|
5418477 |
Data output buffer pull-down circuit for TTL interface
A pull-down circuit for a TTL compatible data output buffer uses NMOS devices. The pull-down circuit comprising two NMOS stages. Namely, a diode configuration stage where the gate and drain...
|
|
|
5406139 |
Input buffer utilizing a cascode to provide a zero power TTL to CMOS input with high speed switching
An input buffer for utilization in a programmable logic device (PLD). The input buffer includes an inverter consisting of a PMOS pull up transistor one half the size of a corresponding NMOS pull...
|
|
|
RE34808 |
TTL/CMOS compatible input buffer with Schmitt trigger
A TTL/CMOS compatible input buffer circuit comprises a Schmitt trigger input buffer stage and a reference voltage generator. In the TTL mode, the reference voltage generator supplies a reference...
|
|
|
5332935 |
ECL and TTL to CMOS logic converter
A logic converter enables a digital logic product to work with either an ECL signal input or a TTL signal input without any need of modifying or reconfiguring the product. In particular, the logic...
|
|
|
5319262 |
Low power TTL/CMOS receiver circuit
A low power TTL/CMOS receiver circuit consists of four stages, each of which is, respectively, comprised of at least two complementary FET devices connected to each other in series. The various...
|
|
|
5304872 |
TTL/CMOS input buffer operable with three volt and five volt power supplies
A dual mode input buffer having two modes of operation, a first mode of operation which provides a first CMOS level output from a TTL level input while operating at a first voltage level, and a...
|
|
|
5304867 |
CMOS input buffer with high speed and low power
Prior-art high speed TTL-to-CMOS input buffers consume a large amount of power supply current through the input transistors when the input voltage is held at a mid-range level between V DD and V...
|