|
Match
|
Document |
Document Title |
|
|
7622953 |
Test circuit, selector, and semiconductor integrated circuit
A test circuit according to the present invention performs a test of a first tri-state device and a second tri-state device having their outputs connected to the same node, and includes: a test...
|
|
|
7567094 |
Tri-stated driver for bandwidth-limited load
A CMOS driver circuit is configured to provide a tri-state condition after a predetermined number of like-valued data bits have been transmitted, reducing the presence of intersymbol interference...
|
|
|
7541835 |
Circuit technique to achieve power up tristate on a memory bus
Techniques and circuits for ensuring undefined control signals are not inadvertently driven onto a bus due to core logic and I/O logic supply voltages reaching final voltage levels at different...
|
|
|
7535256 |
Cross-level digital signal transmission device
A cross-level digital signal transmission device between two systems for cross-level digital signal transmission. Bi-directional symmetrical transmission is achieved without using additional...
|
|
|
7451238 |
Method and apparatus for providing universal web access functionality
A flexible electronic asset management system using Ethernet connectivity for electronic devices is presented. The invention enables multiple electronic devices to be controlled, monitored, and...
|
|
|
7436207 |
Integrated circuit device having at least one of a plurality of bond pads with a selectable plurality of input-output functionalities
An integrated circuit device having at least one bond pad is coupled to a selectable plurality of input-output functionalities, e.g., an oscillator input, an analog input, an analog output, a...
|
|
|
7432739 |
Low voltage complementary metal oxide semiconductor process tri-state buffer
A low voltage complementary metal oxide semiconductor (CMOS) process tri-state buffer includes a logic device, a biasing device and a switch device. The logic device receives an input signal and an...
|
|
|
7432731 |
Method and apparatus to calibrate DRAM on resistance (Ron) and on-die termination (ODT) values over process, voltage and temperature (PVT) variations
An embodiment may comprise memory with a memory array, a resistor coupled to a reference voltage, on die termination circuitry coupled with the resistor, and an input coupled to the on die...
|
|
|
7414434 |
Input circuit
An input circuit is provided that can identify three states of an external signal without complicated voltage adjustment and that can reduce the power consumption in a standby state. The input...
|
|
|
7403036 |
Interface circuit
As a data bus control enable signal is set to “H,” a PMOS turns on when a bi-directional bus is not in use (i.e., when a data bus active signal is “L”), so that the bi-directional bus is...
|
|
|
7327167 |
Anticipatory programmable interface pre-driver
This document discusses, among other things, a circuit for selectively engaging an output section based on a received data signal. The output is driven to a high-impedance state in anticipation of...
|
|
|
7304501 |
Method and apparatus for protecting a circuit during a hot socket condition
The hot socket detect circuit of the present invention includes a well bias circuit and three hot socket detect blocks. If the output of any of the three hot socket detect blocks is a digital high...
|
|
|
7288961 |
Tri-state circuit using nanotube switching elements
Nanotube-based logic circuitry is disclosed. Tri-stating elements add an enable/disable function to the circuitry. The tri-stating elements may be provided by nanotube-based switching devices. In...
|
|
|
7276939 |
Semiconductor integrated circuit
A semiconductor integrated circuit includes an input circuit for taking in signals and an output circuit for outputting signals. The input circuit is so set that the input impedance during input...
|
|
|
7265575 |
Nanotube-based logic driver circuits
Nanotube based logic driver circuits. These include pull-up driver circuits, push-pull driver circuits, tristate driver circuits, among others. Under one embodiment, an off-chip driver circuit...
|
|
|
7259588 |
Tri-state detection circuit for use in devices associated with an imaging system
A tri-state detection circuit includes a first input port for receiving a tri-state input signal, a clock input port for receiving a clocking signal, a first output port, a second output port...
|
|
|
7239177 |
High voltage tolerant off chip driver circuit
An off chip driver circuit includes a pre-driver circuit and a driver circuit. Driver data and enable inputs are decoded in the pre-driver circuit to provide independent inputs to pull up and pull...
|
|
|
7208977 |
Tristate startup operating mode setting device
A tristate operating mode setting device is proposed, which is designed for use with an electronic circuit unit for providing the electronic circuit unit with a tristate operating mode setting...
|
|
|
7205793 |
Self-programmable bidirectional buffer circuit and method
The present invention is directed to programmable bidirectional buffers and methods for programming such buffers. One method of according to an aspect of the present invention is a method of...
|
|
|
7161385 |
Circuit elements and parallel computational networks with logically entangled terminals
The invention relates to circuit elements and computing networks for resolving logical entanglement, in which the allowed logical value of a variable in a set of variables depends on the logical...
|
|
|
7154296 |
Integrated bus hold and pull-up resistor
Circuits, methods, and apparatus that combine a bus hold and a pull-up circuit in a die area efficient and conflict free manner. An exemplary embodiment of the present invention combines a bus hold...
|
|
|
7142021 |
Data inversion circuits having a bypass mode of operation and methods of operating the same
An integrated circuit device includes a data inversion circuit configured to support an inversion mode of operation. The inversion mode of operation inverts selected ones of a plurality of N-bit...
|
|
|
7138830 |
Supply enabled optimization output buffer
An output buffer having a first pull-up transistor and a first pull-down transistor connected in series between two nodes of a power supply, their common connection node being connected to the...
|
|
|
7098833 |
Tri-value decoder circuit and method
A tri-value decoder and method for decoding at least three states of an input signal are provided. An exemplary tri-value decoder and method can facilitate decoding of input signals without the use...
|
|
|
7075976 |
Tri-state transmitter
A tri-state transmitter drives a data line to a first state if a first data signal is a logic zero and releases the data line to a second state if the first data signal is a logic one. The...
|
|
|
7049847 |
Semiconductor device
A semiconductor device including a tristate buffer circuit, which includes, on an output stage, at least a first transistor (P 1 ) for pull-up driving and a second transistor (N 1 ) for pull-down...
|
|
|
7046036 |
Output buffer with low-voltage devices to driver high-voltage signals for PCI-X applications
An output buffer circuit with low-voltage devices to driver high-voltage signals for PCI-X applications is proposed. Because power supply voltage of PCI-X is at 3.3V, the high-voltage gate-oxide...
|
|
|
7028105 |
Apparatus, method and signal set for monoline serial interface
Circuit, apparatus, method, and signal set for sending and controlling bi-directional data flow between a microprocessor (or other device) and a peripheral device having a standard UART-based,...
|
|
|
7012449 |
Input and output driver
An input and output driver is disclosed which includes comprising a DQ switch capable of reducing a total input capacitance Cin by electrically isolating an output driver from a DQ pad using the DQ...
|
|
|
7007114 |
System and method for padding data blocks and/or removing padding from data blocks in storage controllers
A method and system for processing data by a storage controller with a buffer controller coupled to a buffer memory is provided. The method includes, evaluating incoming data block size;...
|
|
|
6975679 |
Configuration fuses for setting PWM options
Configuration bits are provided that configure PWM outputs of a processor incorporating a PWM module. The configuration bits cause the PWM module to put the PWM outputs into tri-state, active high...
|
|
|
6909307 |
Bidirectional bus driver and bidirectional bus circuit
A bidirectional bus driver includes a first buffer which supplies the data signal to the second bus when the first control signal is enabled; a second buffer which supplies the data signal to the...
|
|
|
6894535 |
Method and apparatus for ensuring signal integrity in a latch array
At least one column of a latch array includes a tri-state buffer in the upper portion of the column that receives the output of the uppermost group of latches of the column as its input, and which...
|
|
|
6850091 |
Bi-directional impedance matching circuit
The present invention provides a bi-directional impedance matching integrated circuit which is couplable through an interface to a channel for signal transmission and reception. The invention...
|
|
|
6803783 |
Time borrowing using dynamic clock shift for bus speed performance
An apparatus and method for increasing the performance of a common-clock data bus is provided by borrowing time from the common-clock domain timing. The time may be borrowed by dynamically delaying...
|
|
|
6768339 |
Five volt tolerant input scheme using a switched CMOS pass gate
An apparatus comprising (i) an input circuit configured to provide a predetermined voltage tolerance in response to a plurality of control signals and (ii) a control circuit configured to generate...
|
|
|
6768363 |
Output driver circuit for controlling up-slew rate and down-slew rate independently and up-driving strength and down-driving strength independently
An output driver circuit includes a push-pull driver for driving an output signal of a semiconductor device to one of two voltage levels corresponding to a determined data state. The push-pull...
|
|
|
6753697 |
Semiconductor device capable of maintaining output signal even if internal power supply potential is turned off
Even if a power supply potential VDD of a core section is set in an off state, a latch of a level conversion circuit holds a value corresponding to an output. It is, therefore, possible for a...
|
|
|
6731134 |
Tri-state delay boost
A driver including boost circuitry for reducing tri-state delay. Boost circuitry includes boost legs ( 32 ) and ( 34 ) having boost delay chains ( 38 ) and ( 40 ), respectively. Subcircuits ( 35 )...
|
|
|
6724224 |
Bus relay and voltage shifter without direction control input
A bi-directional bus-interface chip has no direction-control input. A forward buffer and a reverse buffer are both normally disabled in the high-impedance state. When a transition occurs on one...
|
|
|
6714051 |
Logic circuitry-implemented bus buffer
A bus buffer has a controller to generate several control signals; a first terminal via which a first-directional signal is input whereas a second-directional signal is output; a second terminal...
|
|
|
6693469 |
Buffer interface architecture
An up to 3× breakdown voltage tristate capable integrated circuit CMOS buffer includes a level shifter circuit and a driver circuit. The driver stage includes a series connected n-channel and...
|
|
|
6690198 |
Repeater with reduced power consumption
A repeater circuit having improved switching speed and reduced power consumption is described. The repeater circuit is configured to receive an input signal from a first segment of a signal line...
|
|
|
6686770 |
Tristate circuit for power up conditions
In an electronic circuit and/or component, such as a television, that requires a tri-state condition when the electronic circuit/component is powered up, a tri-state circuit may be employed. The...
|
|
|
6686767 |
Apparatus and method for controlling a three-state bus
A signal control circuit includes a set of signal lines that form a data bus. A set of three-state driver columns is connected to the data bus; each three-state driver column is connected to each...
|
|
|
6670827 |
Tri-state driver arrangement
A tri-state driver arrangement has a coupler ( 2 ) for the potential-free transmission of signals between an input and an output of the tri-state driver arrangement ( 1 ) and an output driver ( 8 )...
|
|
|
6646490 |
Bipolar breakdown enhancement circuit for tri-state output stage
A bipolar transistor breakdown voltage enhancement circuit extends the voltage swing which can be tolerated at an output terminal driven by an emitter follower-connected bipolar output transistor...
|
|
|
6621299 |
Control circuit for power
An integrated circuit having input output buffers, where the integrated circuit is powered by at least a core power supply and an input output power supply. A level shifter receives an active low...
|
|
|
6590418 |
Method and apparatus for a programmable output interface
A method and apparatus for a programmable output interface which includes a switching device and an output driver. The switching device receives an enable signal, a selection signal, and an...
|
|
|
6586967 |
Integrated circuit device having data signal output at voltage level of the device coupled thereto
An integrated circuit device 1 such as a current sensor includes a circuit configuration 3 which is driven from supply rails (P 1, P 2 ) at a given operational voltage. The integrated circuit...
|