|
Match
|
Document |
Document Title |
|
|
8174287 |
Processor programmable PLD device
A device including a PLD with at least one interface logic block connection for passing data between (i) a bus arranged for receiving data from an external processor and (ii) at least one I/O...
|
|
|
8165620 |
Radio communication apparatus with a bus dedicated to data transmission
Disclosed is the hardware construction of a radio communication apparatus that can meet advanced radio communications. A control bus for transferring control signals between a main processor and...
|
|
|
8161435 |
Reset mechanism conversion
Methods, circuits, and systems for converting reset mechanisms in a synchronous circuit design into a corresponding asynchronous representation are described. These may operate to convert...
|
|
|
8159266 |
Metal configurable integrated circuits
A metal programmable semiconductor device is disclosed. The semiconductor device, comprises: a metal programmable logic circuit; and a plurality of fixed interconnect geometries including metal and...
|
|
|
8159264 |
Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
Some embodiments provide a circuit for accessing stored data in a configurable IC that includes several configurable circuits. The IC also includes several storage circuits. Each storage circuit...
|
|
|
8159268 |
Interconnect structures for metal configurable integrated circuits
Interconnect structure comprising buffers for a semiconductor device is disclosed. The buffer comprises: an input and an output; and a programmable interconnect structure comprising: a plurality of...
|
|
|
8151237 |
Disabling unused IO resources in platform-based integrated circuits
The present invention is directed to methods for disabling unused IO resources in a platform-based integrated circuit. A slice is received from a vendor. The slice includes an IO circuit unused by...
|
|
|
8143913 |
Semiconductor integrated circuit, semiconductor integrated circuit control method, and terminal system
A semiconductor integrated circuit judges whether a power unit is performing a discharge operation or a charge operation. To reduce clock skew between a plurality of logic blocks in the...
|
|
|
8138792 |
Gate drive circuit, display substrate having the same, and method thereof
A gate drive circuit includes a shift register, a clock wiring and a start wiring. The shift register includes a plurality of stages arranged in a first direction on a base substrate to output a...
|
|
|
8138788 |
Reconfigurable device
There is provided a reconfigurable device that includes a plurality of processing blocks (13), wherein operation logic of each processing block is changeable, and a routing matrix (15) for...
|
|
|
8138787 |
Apparatus and method for input/output module that optimizes frequency performance in a circuit
A circuit can include a module having signal pads that are configurable to route signals between the circuit and at least one external device. The module can also have unused pads that are...
|
|
|
8138797 |
Integrated circuits with asymmetric pass transistors
Asymmetric transistors such as asymmetric pass transistors may be formed on an integrated circuit. The asymmetric transistors may have gate structures. Symmetric pocket implants may be formed in...
|
|
|
8138796 |
Serial configuration interface
A serial configuration interface (SCI) used to configure a device is disclosed. A device that support SCI includes a first connector configured to receive a first signal and a second connector...
|
|
|
8136071 |
Three dimensional integrated circuits and methods of fabrication
The invention relates to multi-planar logic components in a three-dimensional (3D) integrated circuit (IC) apparatus configuration. A multi-planar integrated circuit connected by through silicon...
|
|
|
8125248 |
Semiconductor device, method of fabricating semiconductor device, and semiconductor device layout method
There is provided a semiconductor device including: logic circuit elements disposed within a specific region in respective functional blocks of a logic circuit having a plurality of the functional...
|
|
|
8115530 |
Robust time borrowing pulse latches
Configurable time-borrowing flip-flops may be based on configurable pulse generation circuitry and pulse latches. The circuitry may use a self-timed architecture that controls the width of clock...
|
|
|
8115511 |
Method for fabrication of a semiconductor device and structure
A configurable integrated circuit (IC) system comprising: a first die comprising input/output cells; and a configurable logic second die connected by a first plurality of through-silicon-vias...
|
|
|
8106683 |
One phase logic
Circuits comprising asynchronous linear pipelines and one-phase pipelines, and methods of forming asynchronous linear pipeline circuits and converting them to one-phase pipeline circuits are...
|
|
|
8106682 |
Permutable switching network with enhanced interconnectivity for multicasting signals
In one embodiment, the integrated circuit has a L-level permutable switching network (L-PSN) comprising L levels of intermediate conductors. The integrated circuit can be used in electronic...
|
|
|
8098081 |
Optimization of interconnection networks
A method is implemented for generating a non-blocking routing network design from a crossbar switch-based network design. The non-blocking routing network design includes connections to logic...
|
|
|
8098079 |
Receive circuit for connectors with variable complex impedance
Embodiments of a circuit for use with an inter-chip connection that has a variable complex impedance (which can be conductive, capacitive or both), a system that includes the circuit, and a...
|
|
|
8099704 |
Performance improvements in an integrated circuit by selectively applying forward bias voltages
Methods and systems to improve performance in an Integrated Circuit (IC) are presented. The method includes performing a timing analysis for a circuit design of an IC. The modules in the circuit...
|
|
|
8098080 |
Semiconductor programmable device
An ePLX unit includes a logic unit having an SRAM and a MUX, and a switch unit having an SRAM and a TG for establishing wiring connection in the logic unit. When a composite module is set in the...
|
|
|
8098082 |
Multiple data rate interface architecture
Method and circuitry for implementing high speed multiple-data-rate interface architectures for programmable logic devices. The invention partitions I/O pins and their corresponding registers into...
|
|
|
8089300 |
Users registers implemented with routing circuits in a configurable IC
Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of configurable logic circuits for configurably performing a set of fun...
|
|
|
8072240 |
Die apparatus having configurable input/output and control method thereof
A metal configurable I/O structure for an integrated circuit is disclosed. The metal configurable I/O structure may be configured for one of any of a plurality of I/O specifications. Preferably a...
|
|
|
8072238 |
Programmable logic device architecture with the ability to combine adjacent logic elements for the purpose of performing high order logic functions
A high efficiency PLD architecture having logic elements that can be selectively combined to perform higher order logic functions than can be performed alone by a single logic element. The...
|
|
|
8072237 |
Computer-aided design tools and memory element power supply circuitry for selectively overdriving circuit blocks
Integrated circuits are provided with circuitry such as multiplexers that can be selectively configured to route different adjustable power supply voltages to different circuit blocks on the...
|
|
|
8067959 |
Programmable delay line compensated for process, voltage, and temperature
A delay line compensated for process, voltage, and temperature variations, includes a delay locked loop (DLL) configured to delay a digital signal by the clock period of the digital signal, the DLL...
|
|
|
8063660 |
Method and apparatus for configurable address translation
A technique is applicable to a device having programmable circuitry that includes a first interface having a plurality of first address terminals, a second interface having a plurality of second...
|
|
|
8063659 |
Low depth programmable priority encoders
An apparatus having a plurality of first circuits, second circuits, third circuits and fourth circuits is disclosed. The first circuits may be configured to generate a plurality of first signals in...
|
|
|
8063661 |
Semiconductor device having circuit blocks with mutually the same circuit configuration
To include a plurality of circuit blocks each including a plurality of nonvolatile memory elements arranged in the X direction, a plurality of comparing circuits that are respectively allocated to...
|
|
|
8063657 |
Systems and devices for quantum processor architectures
A quantum processor may employ a heterogeneous qubit-coupling architecture to reduce the average number of intermediate coupling steps that separate any two qubits in the quantum processor, while...
|
|
|
8058897 |
Configuration of a multi-die integrated circuit
A method of configuring an integrated circuit (IC) can include receiving configuration data within a master die of the IC. The IC can include the master die and a slave die. A master segment and a...
|
|
|
8054098 |
Lightweight secure physically unclonable functions
Embodiments generally describe techniques for an integrated circuit having a physical unclonable function (PUF). Example integrated circuits may include an input circuit having an input network, a...
|
|
|
8049531 |
General purpose input/output system and method
A system for general purpose input-output (IO), including a first pad; an IO buffer comprising the first pad; and an IO datapath logic block operatively connected to the IO buffer, where the IO...
|
|
|
8044682 |
FPGA having low power, fast carry chain
An in-FPGA carry chain is provided that does not exhibit significant leakage current. In particular, parts of the carry chain can be switched on/off when desired. In this manner, carry chain parts...
|
|
|
8046727 |
IP cores in reconfigurable three dimensional integrated circuits
The invention describes IP cores applied to 3D FPGAs, CPLDs and reprogrammable SoCs. IP cores are (a) used for continuously evolvable hardware using 3D logic circuits, (b) applied with optimization...
|
|
|
8041759 |
Specialized processing block for programmable logic device
A specialized processing block for a programmable logic device incorporates a fundamental processing unit that performs a sum of two multiplications, adding the partial products of both...
|
|
|
8040151 |
Programmable logic device with programmable wakeup pins
A programmable logic device (PLD) adapted to enter a low-power or sleep mode with programmable wakeup pins in a wakeup group of pins is disclosed. Wake on a single pin change, wake on vector, and...
|
|
|
8022724 |
Method and integrated circuit for secure reconfiguration of programmable logic
Approaches for secure configuration of a programmable logic integrated circuit (IC). In one approach, a method includes programming configuration memory of the programmable logic IC with a first...
|
|
|
8018849 |
Flow control in a parallel processing environment
The flow of data in an integrated circuit is controlled. The integrated circuit comprising a plurality of tiles, each tile comprising a processor, a switch including switching circuitry to forward...
|
|
|
7999570 |
Enhanced permutable switching network with multicasting signals for interconnection fabric
In one embodiment, an integrated circuit has an L-level permutable switching network (L-PSN) comprising L levels of intermediate conductors and (L+2) levels of conductors for L at least equal to...
|
|
|
7992118 |
Semiconductor integrated circuit and design method for semiconductor integrated circuit
The semiconductor integrated circuit of the invention includes: two first power supply lines placed in parallel in a same interconnect layer; a second power supply line placed between the two first...
|
|
|
7986163 |
Scalable non-blocking switching network for programmable logic
A scalable non-blocking switching network (SN) having switches and intermediate (stages of) conductors that are used to connect a first plurality of conductors to other multiple sets of conductors...
|
|
|
7987373 |
Apparatus and method for licensing programmable hardware sub-designs using a host-identifier
Methods and apparatuses for enforcing terms of a licensing agreement between a plurality of parties involved in a particular hardware design through the use of hardware technologies. According to...
|
|
|
7982496 |
Bus-based logic blocks with optional constant input
A bus-based logic block for an integrated circuit includes a provision for placing an arbitrary constant onto a data bus in the logic block. An exemplary logic block has multi-bit first and second...
|
|
|
7982497 |
Multiplexer-based interconnection network
The logical functionality of a non-blocking multiplexer-based network is equivalent to a crossbar network with an ingress stage, a middle stage and an egress stage. Crossbar rows of the crossbar...
|
|
|
7977973 |
Electronic basic unit for a system on chip
An electronic basic unit for a system on chip comprises a semiconductor substrate and an area on the semiconductor substrate. The area is bounded by a geometric basic shape and the electronic basic...
|
|
|
7977974 |
Integrated circuit device and electronic instrument
An integrated circuit device includes a digital power supply regulation circuit, an analog power supply regulation circuit, a control logic circuit, an analog circuit, and a power supply wiring...
|