|
Match
|
Document |
Document Title |
|
|
7498839 |
Low power zones for programmable logic devices
An integrated circuit device such as a PLD is divided into a plurality of logic blocks, each including one or more resources of the device. The device includes a plurality of switch elements and a...
|
|
|
7496093 |
Slave circuit and method for initializing a slave circuit
Slave circuit having a data transmission interface ( 2 ) for processing data frames; an address register ( 10 ) for storing an address; a comparator ( 13 ) for comparing the address stored in the...
|
|
|
7495472 |
Circuits/methods for electrically isolating fuses in integrated circuits
A fuse circuit can include a cut-off unit circuit configured to electrically isolate a fuse from an input to a status information circuit after latching of status information associated with status...
|
|
|
7495476 |
Logic circuit, system for reducing a clock skew, and method for reducing a clock skew
A logic circuit includes a first flip-flop configured to include a first input terminal introducing a clock, a first output terminal supplying the clock and a first internal wiring connecting the...
|
|
|
7495471 |
Adjustable transistor body bias circuitry
An integrated circuit is provided that contain n-channel and p-channel metal-oxide-semiconductor transistors having body terminals. Adjustable transistor body bias circuitry is provided on the...
|
|
|
7493506 |
Programmable system on a chip for power-supply voltage and current monitoring and control
A programmable system-on-a-chip integrated circuit device includes a programmable logic block, at least one user non-volatile memory block, and voltage-measuring and control analog and digital...
|
|
|
7492185 |
Innovated technique to reduce memory interface write mode SSN in FPGA
The amount of simultaneous switching noise generated through the operation of a programmable device can be reduced by reducing the number of pins switching at the same time. An I/O bank can include...
|
|
|
7492186 |
Runtime loading of configuration data in a configurable IC
Some embodiments of the invention provide a configurable integrated circuit (IC) that has several configurable circuits for configurably performing different operations. During the operation of the...
|
|
|
7492184 |
Programmable logic device and method for designing the same
The power consumption and area of a programmable logic device formed from programmable logical elements can be reduced. In a programmable logic device 101 formed from programmable logical...
|
|
|
7493511 |
Network media access controller embedded in a programmable logic device—transmit-side client interface
A transmit-side client interface for a media access controller embedded in an integrated circuit having programmable logic is described. A media access controller core includes a transmit engine. A...
|
|
|
7489163 |
FPGA powerup to known functional state
A field programmable gate array (FPGA) device including a non-non-programming-based default power-on electronic configuration. The non-non-programming-based default power-on electronic...
|
|
|
7489180 |
Systems and methods for efuse fusing time reduction
Various systems and methods for device configuration are disclosed herein. For example, some embodiments of the present invention provide semiconductor devices that include a fuse blow circuit. The...
|
|
|
7489162 |
Users registers in a reconfigurable IC
Some embodiments provide a reconfigurable IC. This reconfigurable IC includes a set of reconfigurable circuits for reconfigurably performing a set of operations in more than one reconfiguration...
|
|
|
7486109 |
Programmable logic device
The PLD that can change the number of input lines and the number of rail between the memories for logic according to the objective logic function, and to which the optimum design can be done to...
|
|
|
7486110 |
LUT based multiplexers
An improved LUT based multiplexer, including a first set of muxlets, each receiving a subset of input data lines at its inputs and one or more muxlet stages cascaded together to form a tree...
|
|
|
7486111 |
Programmable logic devices comprising time multiplexed programmable interconnect
Time-multiplexed interconnect structures, timing optimization techniques and software tools for said structures, for programmable semiconductor ICs is disclosed. A first aspect is a programmable...
|
|
|
7482834 |
Programmable multiplexer
An implementation of multiplexer functionality using a multiplexer having half the number of input ports as it has possible output values is provided. A multiplexer having two data input ports...
|
|
|
7482835 |
Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array
A field-programmable gate array (FPGA) having an array of RAM memory cells comprising at least one row of RAM memory cells, each RAM cell of the at least one row of RAM memory cells coupled to a...
|
|
|
7479802 |
Programmable logic integrated circuit for digital algorithmic functions
A programmable integrated circuit for calculating a digital algorithm is disclosed. The integrated circuit is programmable to operate on input data in accordance with one or more predetermined...
|
|
|
7480763 |
Versatile RAM for a programmable logic device
Circuits and methods for providing versatile RAM for a programmable logic device are provided. These circuits and methods preferably allow signal lines that may be used to provide inputs for logic...
|
|
|
7478232 |
Reset detector
A reset detector is disclosed, which monitors the hardware reset of the subsystem(s) involved, in order to verify that the hardware reset has placed the subsystem in a correct reset state. Thus, in...
|
|
|
7477070 |
Rapid interconnect and logic testing of FPGA device
A FPGA device that includes a plurality of programmable logic blocks connected to each other through interconnect resources, one or more sets of registers connected to the interconnect resources...
|
|
|
7474559 |
Circuit and method for employing unused configuration memory cells as scratchpad memory
A method of employing memory cells of an integrated circuit is disclosed. The method comprises steps of storing configuration data in a plurality of memory cells of a memory of the integrated...
|
|
|
7474119 |
Logic circuit apparatus and timeshare operating method of a programmable logic circuit
A logic circuit apparatus that allocates process capability to unit circuits operated in a time divisional manner, including a circuit arrangement information memory which stores circuit...
|
|
|
7475173 |
Integrated disc drive controller
An integrated data storage control system provides, in a single integrated circuit, RDC, servo logic, ATA interface, microprocessor, and other formerly discrete components in one highly integrated...
|
|
|
7471104 |
Lookup table with relatively balanced delays
Lookup table circuits (LUTS) having multiple stages differently optimized to balance delays through the lookup table. A first multiplexing stage is optimized for a fast path from the control input...
|
|
|
7471103 |
Method for implementing complex logic within a memory array
A logic gate is described that implements complex logic within a memory array. The logic gate receives at least three of a first storage cell signal, a second storage cell signal, a first external...
|
|
|
7469371 |
Methods of testing a user design in a programmable integrated circuit
Methods of testing a user design implemented in a programmable integrated circuit (IC). The programmable IC is programmed with a first test design that includes the user design and a first test...
|
|
|
7468613 |
Methods and apparatus for control and configuration of programmable logic devices
Circuitry and methods are provided for control and configuration of a PLD. An embodiment of the invention comprises hard IP circuitry embedded in the PLD. The circuitry may include a gigabit MAC, a...
|
|
|
7463058 |
Programmable array logic circuit employing non-volatile ferromagnetic memory cells
A programmable array logic circuit whose temporary memory circuitry employs single bit non-volatile ferromagnetic memory cells. The ferromagnetic memory cells or bits store data even when there is...
|
|
|
7463061 |
Apparatus and method for reducing leakage of unused buffers in an integrated circuit
A reduced-leakage interconnect circuit includes a buffer having an input and an output, at least one multiplexer transistor coupled between a multiplexer input node and the input of the buffer, and...
|
|
|
7463060 |
Programmable logic device and method of testing
A programmable logic device may comprise a plurality of programmable resources and non-volatile configuration memory to store configuration data by which to configure the programmable resources....
|
|
|
7463057 |
Integrated circuits with adjustable memory element power supplies
Integrated circuits such as programmable logic device integrated circuits are provided with adjustable configuration random-access-memory cell power supply circuitry. The adjustable configuration...
|
|
|
7463059 |
Alterable application specific integrated circuit (ASIC)
A semiconductor device includes a plurality of circuit blocks; and a configuration circuit coupled to the plurality of circuit blocks to program the circuit blocks, the configuration circuit...
|
|
|
7463055 |
Switch block and corresponding switch matrix, in particular for FPGA architectures
A switch block suitable to realize the connection between interconnection lines connected thereto of the type comprising at least a switching block connected to the interconnection lines and...
|
|
|
7463056 |
Writeable shift register lookup table in FPGA with SRAM memory cells in lookup table reprogrammed by writing after initial configuration
An FPGA system includes a combined shift register and look up table (LUT) forming a shift register LUT (SRL) that provides data write, reset and shift enable on a cell-by-cell basis. The data write...
|
|
|
7459934 |
Semiconductor integrated circuit
A semiconductor integrated circuit able to reduce a load of layout design when arranging switches in a power lines for preventing leakage current and able to reduce the influence of a voltage drop...
|
|
|
7459932 |
Programmable logic device having logic modules with improved register capabilities
A PLD that has more flip flops per logic module by providing more registered outputs than combinational outputs; and/or a combinational output that can drive more than one register is disclosed....
|
|
|
7459931 |
Programmable logic devices with transparent field reconfiguration
Systems and methods are disclosed herein to provide reconfiguration techniques for PLDs. For example, in accordance with an embodiment of the present invention, a programmable logic device includes...
|
|
|
7459933 |
Programmable crossbar signal processor used in image processing
A method including storing two-dimensional binary data in the form of high or low resistance states into a crossbar array with a programmable material layer and transforming the two-dimensional...
|
|
|
7456652 |
Apparatus for expressing circuit version identification information
An apparatus for expressing circuit version identification (VID) includes multiple conductive layers, a circuit VID unit, and a first and a second pull-up or pull-down circuits. Each of the...
|
|
|
7453286 |
Comparator and method of implementing a comparator in a device having programmable logic
A method of implementing a comparator in a device having programmable logic is described. The method comprises implementing a first comparison function in a first lookup table; implementing a...
|
|
|
7453285 |
Dynamically configurable logic gate using a non-linear element
A dynamically configurable logic gate includes an input summer for receiving a first input signal and a second input signal to generate a summed input signal. Further the dynamically configurable...
|
|
|
7454556 |
Method to program non-JTAG attached devices or memories using a PLD and its associated JTAG interface
A method is provided to program a memory device through a JTAG interface of an attached component with programmable logic, wherein the memory device does not have a JTAG interface. Initially,...
|
|
|
7451421 |
Methods of implementing and modeling interconnect lines at optional boundaries in multi-product programmable IC dies
A method of modeling two IC dies using the same software model, although the two dies include physical differences. A first programmable logic device (PLD) die includes first and second portions,...
|
|
|
7449915 |
VPA logic circuits
Some embodiments of the invention provide a configurable integrated circuit (IC). The IC includes first and second circuits. The first circuit is a logic circuit for receiving configuration data...
|
|
|
7451426 |
Application specific configurable logic IP
An application specific configurable logic IP module includes (1) a system level configuration controller; (2) at least one standardized interconnect communicatively coupled to the system level...
|
|
|
7446561 |
I/O circuitry shared between processor and programmable logic portions of an integrated circuit
The present invention provides circuitry and methods for sharing I/O pins between a programmable logic portion and an embedded processor portion of a chip. The circuits in the programmable logic...
|
|
|
7443196 |
Configuration network for a configurable IC
Some embodiments of the invention provide a configurable integrated circuit (IC) that includes several configurable circuits grouped in several tiles. The configurable IC also includes a...
|
|
|
7443197 |
Low leakage and data retention circuitry
An integrated circuit includes first circuitry and sleep transistor circuitry. The first circuitry receives input signals and processes the input signals. The first circuitry also retains data in a...
|