|
Match
|
Document |
Document Title |
|
|
4783605 |
Logic circuit made of biomaterials such as protein films
A logic circuit has the first electron transmission protein film made of the first electron transmission protein, the second electron transmission protein made of the second electron transmission...
|
|
|
4782253 |
High speed MOS circuits
Integrated circuit chips with two (or more) multi-element logic paths--suffering from signal skew operation because of semiconductor processing variations--can be made to exhibit substantially...
|
|
|
4780753 |
Semiconductor integrated circuit device
A semiconductor integrated circuit device with a complementary type internal logic function element used as a master slice type gate array LSI is disclosed having two transmission gates. A...
|
|
|
4771327 |
Master-slice integrated circuit having an improved arrangement of transistor elements for simplified wirings
A gate-array device has a plurality of basic cell lines in the central portion of a semiconductor chip and a plurality of I/O cells at its peripheral portion, the basic cell lines being composed of...
|
|
|
4760349 |
CMOS analog standard cell arrays using linear transconductance elements
A simple four-transistor CMOS linear, tunable, high-frequency transconductance element is applied to the design of analog standard cell arrays for semi-custom design of analog circuits. By...
|
|
|
4760289 |
Two-level differential cascode current switch masterslice
A masterslice cell wireable to form any of a selected book set of two level differential cascode current switch basic circuits. Twenty percent increased performance is provided as compared with ECL...
|
|
|
4750027 |
Master slice semiconductor device
A master slice semiconductor device comprising a plurality of basic cell arrays and a plurality of flip-flop cell arrays. The basic cell and flip-flop cell arrays are interconnected by strip-like...
|
|
|
4748494 |
Lead arrangement for reducing voltage variation
A semiconductor device includes a plurality of circuit groups constituting an integrated circuit and each constituted by a plurality of circuit blocks and a bias circuit which applies a bias...
|
|
|
4748488 |
Master-slice-type semiconductor integrated circuit device
A master-slice-type semiconductor integrated circuit device including basic cells, each having at least one logical circuit element, and current source cells for supplying current to the basic...
|
|
|
4744076 |
Bus structure having constant electrical characteristics
A data transmission bus arrangement in which the transceiver arrays through which a main bus communicates with functional circuit modules are physically disposed on the same substrate that carries...
|
|
|
4742019 |
Method for forming aligned interconnections between logic stages
A layout for random logic in which different stages are assigned to columns according to the flow of logic signal. Each stage may consist of several parallel logic blocks defining a logic function...
|
|
|
4740720 |
Integrated injection logic output circuit
An I 2 L output circuit is described for supplying current (I D ') to an output node (8) of a plurality of I 2 L blocks (7) in order to ascertain the logic condition at the output node. The...
|
|
|
4733288 |
Gate-array chip
A gate-array chip includes a plurality of basic-cell arrays arranged in parallel on a semiconductor bulk and a plurality of impurity regions formed on the semiconductor bulk and in regions between...
|
|
|
4716314 |
Integrated circuit
A high speed I 2 L circuit having a topology which is based on a layout of parallel arranged gate circuits in which the inverter transistors of each gate circuit are arranged in a row and below...
|
|
|
4714842 |
Integrated injection logic circuits
An "Integrated Injection Logic" integrated circuit in which bias currents are supplied by means of a current injector. The current injector is a multi-layer structure in which current is supplied...
|
|
|
4701777 |
Gate array type semiconductor integrated circuit device
A gate array type semiconductor device including at least a plurality of basic cell arrays and diffusion regions for suppressing latchup in the basic cells forming the basic cell arrays. Each of...
|
|
|
4694320 |
Semiconductor integrated circuit having multiple-layered connection
A semiconductor integrated circuit having a multiple-layered connection comprises a semiconductor substrate (11), having circuit elements (Tr1, Tr2, Tr3, R1, R2, R3, R4) formed in a first region...
|
|
|
4692783 |
Gate array
A gate array is disclosed having a plurality of basic cells each comprising a transistor whose gm is as low as one fifth to one twentieth that of the transistors in a conventional gate array. The...
|
|
|
4686394 |
ECL circuit with current-splitting network
A two-level series gating complementary output master-slave D-type flip-flop (100) with multiplexed input incorporates a novel current-splitting network (108). The flip-flop includes a master latch...
|
|
|
4684831 |
Level shift circuit for interfacing between two different voltage levels using a current mirror circuit
A novel translator for translating linear logic signal levels to TTL-compatible levels in an integrated logic device having an I/O section including a mix of ECL and TTL circuit. The translator...
|
|
|
4682055 |
CFET inverter having equal output signal rise and fall times by adjustment of the pull-up and pull-down transconductances
A circuit comprises P-channel and N-channel field effect transistors. A conduction electrode, such as a drain, of one of the transistors is coupled to a conduction electrode of the other...
|
|
|
4682057 |
Circuit design technique to prevent current hogging when minimizing interconnect stripes by paralleling STL or ISL gate inputs
An STL or ISL logic circuit comprising a plurality of single-input, multiple-output logic gates is provided. Each of these gates has a current source and a transistor including a base, emitter and...
|
|
|
4672237 |
Logic circuit having delay time free from temperature affection
A logic circuit such as an emitter coupled logic includes a current switch section formed of transistors and resistors and comparing an input signal with a reference voltage and an output section...
|
|
|
4642486 |
Decoder circuit using transistors or diodes of different characteristics
This invention is effective in the speeding up of a decoder circuit and maintenance of output amplitude. The invention is characterized in that, in a decoder circuit composed of a multi-emitter...
|
|
|
4629912 |
Schottky shunt integrated injection
An improved integrated injection logic structure utilizes a current mirror in conjunction with each switching transistor (M 1 , M 2 ) of the integrated injection logic circuit of this invention by...
|
|
|
4626710 |
Low power logic circuit with storage charge control for fast switching
A bipolar logic circuit with superior speed/power characteristics is described. Circuit operation is based on a unique dynamic minority carrier charge exchange mechanism between the input diodes...
|
|
|
4626889 |
Stacked differentially driven transmission line on integrated circuit
A semiconductor integrated circuit structure including a semiconductor substrate having a large area adapted for a large scale integration, a circuit formed in the substrate for generating a pair...
|
|
|
4612453 |
Integrated circuit device having a circuit means for detecting a disconnection of input signal line
A circuit for detecting a disconnected input signal line to an integrated circuit includes an emitter follower stage having a transistor whose base is connected to the monitored input signal line,...
|
|
|
4602270 |
Gate array with reduced isolation
An improved gate array employs long strips of gates instead of current blocks. Isolation of selected adjacent circuits is provided by connecting positions of the area between transistor gates to...
|
|
|
4586169 |
Semiconductor memory circuit and large scale integrated circuit using the same
A large scale integrated circuit including therein a logical gate circuit and a memory circuit is disclosed in which a large number of circuit blocks each having the same structure and including at...
|
|
|
4583013 |
Oscillator signal detect circuit
A circuit for use on an integrated circuit chip for detecting the operative connection of a crystal used to control an on-chip crystal controlled oscillator, which generates a cyclical clock...
|
|
|
4583111 |
Integrated circuit chip wiring arrangement providing reduced circuit inductance and controlled voltage gradients
The area circumscribed by the current path on an integrated circuit chip is diminished, to thereby reduce the inductance of the chip and the likelihood of inductively generated errors, by disposing...
|
|
|
4562454 |
Electronic fuse for semiconductor devices
A semiconductor fuse is disclosed that provides protection against both overcurrent and the abrupt application of a voltage to semiconductor devices. A first means is coupled to an input terminal...
|
|
|
4546271 |
Integrated logic element in E.sup.2 CL technology
The invention relates to an integrated logic element constructed in E 2 CL technology. In order to be able to reliably identify the contacting of the collector of a transistor in a differential...
|
|
|
4525637 |
Integrated circuit having an input voltage-clamping function and an input current-detecting function
An integrated circuit has an input voltage-clamping function and an input current-detecting function. A voltage-clamping circuit is provided for clamping a voltage at the input signal terminal, the...
|
|
|
4489247 |
Integrated injection logic circuit with test pads on injector common line
An integrated injection logic circuit includes a plurality of integrated injection logic gates each having a PNP transistor for injector and NPN transistor for signal inversion, and an injector...
|
|
|
4488164 |
Quantized Hall effect switching devices
A switching element (e.g., 30) is furnished by an inversion layer (e.g., 55) in a zero resistance state under the influence of a quantizing magnetic field, the inversion layer having a ring...
|
|
|
4480319 |
Emitter coupled flip flop memory with complementary bipolar loads
Disclosed is a memory cell circuit including a pair of memory transistors having respective collectors and bases cross-coupled to each other, wherein load means connected to the collector of each...
|
|
|
4471239 |
TTL Fundamental logic circuit
A TTL fundamental logic circuit comprising an npn-type input transistor, an npn-type output transistor, and a pnp-type output transistor. The pnp-type output transistor has an emitter connected to...
|
|
|
4469963 |
Monolithically integrated semiconductor circuit including I.sup.2 L cells and other circuit parts
Monolithically integrated semiconductor circuit having I 2 L cells each including a transistor and an injector, further circuit parts, a supply voltage being a multiple of a supply voltage...
|
|
|
4458158 |
IC Including small signal and power devices
An integrated circuit having first and second N-type epitaxial layers grown over a P-type silicon substrate includes PN junction isolated pockets. In at least one pocket is a small signal device,...
|
|
|
4445052 |
TTL Input current reduction circuit
A multi-input logic circuit comprises a multi-emitter transistor having emitters which are connected to a logic input terminals of the multi-input logic circuit, a PNP type transistor having a base...
|
|
|
4412237 |
Semiconductor device
Disclosed is a semiconductor device having a large number of basic cells, wherein a plurality of basic cells arranged along rows of a semiconductor substrate form a basic cell array and a plurality...
|
|
|
4412142 |
Integrated circuit incorporating low voltage and high voltage semiconductor devices
An integrated circuit incorporating high voltage semiconductor devices which are controlled by low voltage semiconductor devices is disclosed, including a method for making the same. The low...
|
|
|
4390802 |
Low-voltage, high-noise immunity I.sup.2 L interface
An improved low-voltage, low-current, high-noise immunity I 2 L interface is disclosed for control of associated I 2 L logic circuitry, which interface does not require the inclusion of the...
|
|
|
4380708 |
I.sup.2 L With polysilicon diodes and interconnects
An integrated circuit includes a number of diode-coupled gate circuits, each having an inverter transistor. The logic signals are coupled between the gate circuits by conductive tracks which also...
|
|
|
4348595 |
Circuit including at least two MTL semi-conducting devices showing different rise times and logic circuits made-up therefrom
The basic circuit (FIG. 2) includes an input device (A) driving two output transistors (B) and (C) which have different rise times [injection currents (I2, I3) or the input characteristics of the...
|
|
|
4347446 |
Emitter coupled logic circuit with active pull-down
An emitter coupled logic gate incorporating an active pull-down transistor in the pull-down circuit with bias connections for the pull-down transistor including components in the differential input...
|
|
|
4338619 |
Flip-flop circuit
A flip-flop circuit is disclosed which has a first semiconductor region of a first conductivity type, injector and base regions of a second conductivity type in the first region, and collector...
|
|
|
4320313 |
Gunn-effect device modulatable by coded pulses, and a parallel-series digital converter using said device
A Gunn-effect device originated from a Gunn-triode wherein electrodes are added between gate and anode for receiving high and low potentials representing states 1 and 0 of a binary code. In a...
|