|
Match
|
Document |
Document Title |
|
|
5635853 |
Inherently balanced voltage regulation and current supply for bus termination
An inherently balanced electrical supply system for a bus provides improved reliability for bus termination in computer systems. The system is particularly well suited for applications such as...
|
|
|
5627482 |
Electronic digital clock distribution system
More particularly, an electronic digital clock distribution system provides a plurality of working rank clock signals to respective ones of a plurality of logic circuits. Each clock signal has a...
|
|
|
5619643 |
Circuit for detecting a fault state in a clock signal for microprocessor electronic devices
A circuit for generation of a reset signal in an electronic device, of the type comprising a microprocessor interlocked with a circuit generating a clock signal and memories of both the volatile...
|
|
|
5583449 |
Cancellation of line reflections in a clock distribution network
A system in which line reflections in a clock distribution network are cancelled by providing the clock distribution network with a branching point and suitably arranging recipient devices with...
|
|
|
5581202 |
Semiconductor integrated circuit device and production method thereof
The semiconductor integrated circuit enjoys a high performance and can be produced at a low production cost and within a short time. A cell has an internal circuit connection such that an output...
|
|
|
5578945 |
Methods and apparatus for providing a negative delay on an IC chip
An integrated circuit chip on which a relatively large on-chip delay is provided using a relatively small delay in conjunction with a phase-locked-loop, whereby the relatively large variations...
|
|
|
5570046 |
Lead frame with noisy and quiet V.sub.SS and V.sub.DD leads
A lead frame with separate noisy and quiet V SS leads terminating in a single pin and separate noisy and quiet V DD leads terminating in a single pin. Each noisy lead portion has a line width...
|
|
|
5570045 |
Hierarchical clock distribution system and method
A microelectronic circuit includes a plurality of circuitry blocks and sub-blocks, a clock driver, an electrical interconnect that directly connects the clock driver to the sub-blocks, and balanced...
|
|
|
5557235 |
Semiconductor device comprising a grounding pad near a reference signal pad and a capacitor between the pads
In a semiconductor device comprising on a semiconductor substrate (41) first and second input buffers (21), first and second input signal connections (25) supplying the input buffers from input...
|
|
|
5543736 |
Gate array architecture and layout for deep space applications
The present invention teaches an integrated circuit ("IC") gate array having improved reliability and increased immunity to deep space interference from electromagnetic radiation, photon energy,...
|
|
|
5537061 |
Semiconductor integrated circuit having signal paths with equal propagation delays
A semiconductor integrated circuit has a parallel conductor transmission line including a plurality of signal paths branching at a node. The signal paths have phase compensation sections for...
|
|
|
5530381 |
Integrated high-speed bipolar logic circuit method
To provide a type of logic circuit, characterized by the fact that the novel-configuration logic circuit can be easily manufactured in a bipolar process, having a high integration degree and...
|
|
|
5521536 |
Integrated circuit device having different signal transfer circuits for wirings with different lengths
In signal transmission lines among logic circuits employed in a semiconductor integrated circuit device, a voltage driver circuit is provided with such a wiring whose length is short, and the...
|
|
|
5497109 |
Integrated circuit with reduced clock skew
Integrated circuits in which a phase difference between the external and internal clocks can be reduced by decreasing transistor stages from the input of an external clock to the output of an...
|
|
|
5481210 |
Method for controlling clock frequency of a digital logic semiconductor according to temperature
A method for operating a digital logic semiconductor component, wherein: the logic semiconductor component is operated in several operational modes at respective fixed clock cycles depending on...
|
|
|
5481209 |
Clock distribution and control in an integrated circuit
An apparatus and method for improved clock distribution and control in an integrated circuit which minimizes clock skew between various parts of the integrated circuit chip. Clock loads are evenly...
|
|
|
5471157 |
Integrated circuit with centralized control of edge transition detection pulse generation
Circuitry for producing a transition detection signal of adequate and optimized duration is disclosed. A transition detection circuit is associated with each of the input terminals from which...
|
|
|
5469078 |
Programmable logic device routing architecture
An integrated electronic circuit architecture has low leakage current and capacitance and includes a user-programmable integrated circuit design (110) having a plurality of designed conductors...
|
|
|
5463560 |
Semiconductor integrated circuit device
The IC according to this invention has a semiconductor chip which includes a first and a second pad lines consisting of a plurality of pads connected respectively to the corresponding plurality of...
|
|
|
5459342 |
Field programmable gate array with spare circuit block
A field programmable gate array, comprises: a plurality of circuit blocks each having logic circuits; at least one spare circuit block having logic circuits; a set of interconnections including at...
|
|
|
5448208 |
Semiconductor integrated circuit having an equal propagation delay
A semiconductor integrated circuit has a parallel conductor transmission line including a plurality of signal paths branching at a node. The signal paths have phase compensation section for...
|
|
|
5436573 |
High-speed semiconductor integrated circuit device with reduced delay in gate-to-gate wiring
A semiconductor integrated circuit device has a first wire for transmitting a first signal and a second wire adjacent to the first wire, for transmitting a second signal having the stronger...
|
|
|
5430397 |
Intra-LSI clock distribution circuit
An intra-LSI clock distribution circuit which includes a main distribution circuit, a plurality of intra-block clock distribution circuitries, feedback wires provided in association with each of...
|
|
|
5406118 |
Semiconductor integrated circuit having a long bus line
A semiconductor chip includes a long bus line for transmitting digital signals. The semiconductor chip includes transmission lines for transmitting signals between the bus line and other lines. An...
|
|
|
5396129 |
Semiconductor integrated circuit apparatus comprising clock signal line formed in a ring shape
In a semiconductor integrated circuit apparatus, a first logic circuit processes a clock signal inputted through an external clock input terminal, and each of a plurality of second logic circuits...
|
|
|
5394490 |
Semiconductor device having an optical waveguide interposed in the space between electrode members
A clock signal supply system is disclosed for a semiconductor device with a semiconductor chip and a wiring substrate connected in flip-chip fashion and an optical waveguide interposed in the space...
|
|
|
5391900 |
Integrated circuit having power trunk line and method for layout of power trunk line
The present invention relates to an integrated circuit comprising a semiconductor chip having thereon a logical function portion for realizing logical function and at least one power supply point...
|
|
|
5378904 |
Semiconductor integrated circuit and method and system for designing layout of the same
An LSI layout design method is for placing on a chip a plurality of different master cells, each of which has a plurality of signal wiring conductors not connected to internal elements, for...
|
|
|
5376842 |
Integrated circuit with reduced clock skew and divided power supply lines
Integrated circuits in which a phase difference between the external and internal clocks can be reduced by decreasing transistor stages from the input of an external clock to the output of an...
|
|
|
5347182 |
Device for indicating that an optional component is mounted on a board
The invention concerns a device for indicating the presence of optional components (01-04) that can be inserted on a microprocessor board, each component having a first pin (10) associated to a...
|
|
|
5341049 |
Integrated circuit having alternate rows of logic cells and I/O cells
A semiconductor IC device has an input/output circuit and an internal logic circuit connected with the input/output circuit formed in a main surface of a semiconductor substrate of a generally...
|
|
|
5331681 |
Function adjustable signal processing device
A signal processing device is provided with a plurality of signal processing circuits which are integrated on a monolithic semiconductor chip and which execute a plurality of predetermined signal...
|
|
|
5315182 |
Semiconductor integrated circuit having annular power supply with plural lines
In designing a layout of a semiconductor integrated circuit device having a large scale circuit block and logic circuit elements provided together, a power supply connecting line is formed...
|
|
|
5306967 |
Apparatus for improving signal transmission along parallel lines
An apparatus for reducing signal degradation, propagation delay, and electromagnetic emission problems inherent in transmission of electrical signals along interconnect lines (such as lines which...
|
|
|
5296748 |
Clock distribution system
A seamless clock distribution scheme for a system incorporating sequential digital logic devices disposed on multiple parallel boards for reducing or substantially eliminating skew. The multiple...
|
|
|
5270592 |
Clock supply circuit layout in a circuit area
A clock supply circuit having a circuit area includes an input terminal for receiving a clock pulse and a buffer having an input electrically connected to the input terminal and an output. The...
|
|
|
5270588 |
Data output buffer with selective bootstrap circuit
A data output buffer includes an output driving stage having a pair of parallel pull-up transistors and a pull-down transistor, a latch circuit for latching a pair of complementary signals, a...
|
|
|
5253279 |
Semiconductor integrated circuit having a built-in programmable divider
A semiconductor integrated circuit includes an input terminal provided for each of input terminals. The input circuit outputs either one of "HIGH" or "LOW" as a frequency dividing ratio setting...
|
|
|
5239215 |
Large scale integrated circuit configured to eliminate clock signal skew effects
An integrated circuit has a clock signal supply circuit positioned in a central region of the IC chip, for supplying a clock signal to each of a plurality of outer regions of the integrated circuit...
|
|
|
5233205 |
Quantum wave circuit
A novel concept and structure of a semiconductor circuit are disclosed which utilize the fact that the interaction between the carriers such as electrons and holes supplied in a meso-scopic region...
|
|
|
5191241 |
Programmable interconnect architecture
A user-configurable circuit architecture includes a two dimensional array of functional circuit modules disposed within a semiconductor substrate. A first interconnect layer disposed above and...
|
|
|
5175515 |
Signal routing technique for electronic systems
An electrical system wherein the electrical conductive traces on the circuit boards are routed to achieve a balanced net to reduce noise caused by transmission line reflections. A trace is routed...
|
|
|
5172330 |
Clock buffers arranged in a peripheral region of the logic circuit area
In designing an integrated circuit having a logic circuit area and a clock supplying circuit, the layout of the clock supplying circuit can be designed before the completion of the layout designing...
|
|
|
5155390 |
Programmable block architected heterogeneous integrated circuit
A block architected integrated circuit having predetermined power and signal grid structures is provided. The integrated circuit includes a plurality of function blocks such as firm function...
|
|
|
5153463 |
Programmable logic device having a reduced switching matrix
A programmable wiring is provided for connecting wiring elements in a channel region with each other in a programmable manner, the programmable wiring including programmable switches of the number...
|
|
|
5140189 |
WSI decoder and patch circuit
Externally formed connections are made to a wafer scale integration (WSI) type of semiconductor device to accomplish wafer level defect avoidance and includes the utilization of a relatively small...
|
|
|
5138197 |
Address decoder array composed of CMOS
A NAND-system address decoder is configured by arranging the P-channel- and N-channel logical blocks in parallel and input wires to which address signals are supplied is extendedy formed in the...
|
|
|
5134314 |
Automatic pin circuitry shutoff for an integrated circuit
A method and circuitry allows for the prevention of tester induced failures and reliability problems which occur when a tester creates bus contention by overdriving output pins of an integrated...
|
|
|
5132571 |
Programmable interconnect architecture having interconnects disposed above function modules
A user-configurable circuit architecture includes a two dimensional array of functional circuit modules disposed within a semiconductor substrate. A first interconnect layer disposed above and...
|
|
|
5124578 |
Receiver designed with large output drive and having unique input protection circuit
A high voltage level input protection, high capacitance output IC clock receiver uses a ratioed CMOS buffer for the output drive and the receiver includes a low resistance input circuit having a...
|