|
Match
|
Document |
Document Title |
|
|
7432555 |
Testable electrostatic discharge protection circuits
A semiconductor die has a bonding pad for a MOSFET such as a power MOSFET and a separate bonding pad for ESD protection circuitry. Connecting the bonding pads together makes the ESD protection...
|
|
|
7420251 |
Electrostatic discharge protection circuit and driving circuit for an LCD using the same
An exemplary ESD protection circuit includes first and second sets of transistors and an ESD discharge transistor. Each of the transistors includes a source electrode, a drain electrode, and a gate...
|
|
|
7417303 |
System and method for ESD protection
An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation...
|
|
|
7411251 |
Self protecting NLDMOS, DMOS and extended voltage NMOS devices
In an NLDMOS, DMOS or NMOS active device the ability to withstand snapback under stress conditions is provided by moving the hot spot away from the drain contact region. This is achieved by moving...
|
|
|
7408226 |
Electronic card with protection against aerial discharge
An electronic card includes a card terminal which is exposed on a surface of a card, a semiconductor integrated circuit chip including an insulated-gate field effect transistor, and a protection...
|
|
|
7405446 |
Electrostatic protection systems and methods
Systems and methods are disclosed herein to provide improved electrostatic protection for electrical circuits. For example, in accordance with an embodiment of the present invention, an...
|
|
|
7402869 |
Apparatus and method for breakdown protection of a source follower circuit
A breakdown protection circuit for a source follower comprising a field effect transistor (FET). The protection circuit comprises a plurality of PFET's and NFET's that are controlled to exhibit on...
|
|
|
7402846 |
Electrostatic discharge (ESD) protection structure and a circuit using the same
An electrostatic discharge (ESD) protection structure is disclosed. The ESD protection structure includes an active device. The active device includes a plurality of drains. Each of the drains has...
|
|
|
7397089 |
ESD protection structure using contact-via chains as ballast resistors
According to an exemplary embodiment, an ESD protection structure situated in a semiconductor die includes a FET including a gate and first and second active regions, where the gate includes at...
|
|
|
7394134 |
Semiconductor device with electrostatic discharge protection
A semiconductor device is provided having a high performance resistance element. In an N-type well isolated by an insulating film, two higher concentration N-type regions are formed. An interlayer...
|
|
|
7391083 |
Semiconductor device and a method of manufacturing the same
A method of manufacturing a semiconductor integrated circuit device having on the same substrate both a high breakdown voltage MISFET and a low breakdown voltage MISFET is provided. An element...
|
|
|
7368786 |
Process insensitive ESD protection device
Methods and apparatus for ESD protection of LDMOS devices are provided. The apparatus comprises two LDMOS devices, with source, drain and gate contacts parallel coupled. One is the protected device...
|
|
|
7361957 |
Device for electrostatic discharge protection and method of manufacturing the same
The present invention relates to a device for electrostatic discharge protection (ESD). According to an embodiment of the present invention, a device for electrostatic discharge protection includes...
|
|
|
7358572 |
Radiation tolerant electrostatic discharge protection networks
Realizing that rather than protect electronic circuitry, electrostatic discharge networks when hit by cosmic rays and charged particles, can actually cause the electronic circuitry in satellites...
|
|
|
7355252 |
Electrostatic discharge protection device and method of fabricating the same
An electrostatic discharge protection device, and a method of fabricating the same, includes a substrate, an n-well formed in the substrate, a p-well formed on the n-well, an NMOS transistor formed...
|
|
|
7355250 |
Electrostatic discharge device with controllable holding current
An electrostatic discharge (ESD) device with a parasitic silicon controlled rectifier (SCR) structure and controllable holding current is provided. A first distance is kept between a first N+ doped...
|
|
|
7355249 |
Silicon-on-insulator based radiation detection device and method
Structures and a method for detecting ionizing radiation using silicon-on-insulator (SOI) technology are disclosed. In one embodiment, the invention includes a substrate having a buried insulator...
|
|
|
7352031 |
Electrostatic-breakdown-preventive and protective circuit for semiconductor-device
A compact electrostatic-breakdown-preventive and protective circuit for a semiconductor-device capable of performing high-speed operations includes first and second protective transistors. The...
|
|
|
7342281 |
Electrostatic discharge protection circuit using triple welled silicon controlled rectifier
Provided is an electrostatic discharge (ESD) protection circuit using a silicon controlled rectifier (SCR), which is applied to a semiconductor integrated circuit (IC). A semiconductor substrate...
|
|
|
7340699 |
Analysis apparatus for semiconductor LSI circuit electrostatic discharge by calculating inter-pad voltage between pads
A semiconductor integrated circuit electrostatic discharge analysis apparatus includes a resistance network generation unit generating a resistance network served as a power supply interconnect...
|
|
|
7335953 |
Circuit substrate, electro-optical device, and electronic apparatus
The invention provides a circuit substrate including an electrostatic-breakdown-protection circuit efficient for an EL display panel or the like. A substrate includes a common electrode formed on...
|
|
|
7323753 |
MOS transistor circuit and voltage-boosting booster circuit
To an output of an NMOS having one end connected to a power source, a capacitor and a PMOS are connected. A capacitor is connected to the output of the PMOS. The NMOS and the PMOS are turned on...
|
|
|
7323752 |
ESD protection circuit with floating diffusion regions
This invention discloses an electrostatic discharge (ESD) protection circuit that comprises a substrate of a predetermined type, at least one MOS transistor being coupled to a pad of an integrated...
|
|
|
7319254 |
Semiconductor memory device having resistor and method of fabricating the same
A semiconductor device having resistors in a peripheral area and fabrication method thereof are provided. A mold layer is formed on a semiconductor substrate. The mold layer is patterned to form...
|
|
|
7317228 |
Optimization of NMOS drivers using self-ballasting ESD protection technique in fully silicided CMOS process
Design and optimization of NMOS drivers using a self-ballasting ESD protection technique in a fully silicided CMOS process. Silicided NMOS fingers which include segmented drain diffusion....
|
|
|
7315066 |
Protect diodes for hybrid-orientation substrate structures
A semiconductor structure and method for forming the same. The structure includes a hybrid orientation block having first and second silicon regions having different lattice orientations. The first...
|
|
|
7304351 |
Active matrix substrate
An active matrix substrate is provided, including a substrate, a plurality of pixel units, a static releasing conductive line and an ESD protection circuit, wherein the substrate has an active area...
|
|
|
7294892 |
Multi-transistor layout capable of saving area
A multi-transistor layout capable of saving area includes a substrate; a common drain comprising four sides formed over the substrate; four gates formed over the four sides of the common drain; and...
|
|
|
7291918 |
Layout structure of electrostatic discharge protection circuit
A layout structure of electrostatic discharge (ESD) protection circuit cooperated with an ESD protection device includes a first electrically conductive layer and a second electrically conductive...
|
|
|
7291887 |
Protection circuit for electrostatic discharge
A protection circuit protects an integrated circuit (“IC”) from peak voltages and includes a voltage divider coupled to a silicon controlled rectifier. The voltage divider allows for adjustment...
|
|
|
7291566 |
Barrier layer for a processing element and a method of forming the same
In order to mitigate erosion of exposed processing elements in a processing system by the process and any subsequent contamination of the substrate in the processing system, processing elements...
|
|
|
7288820 |
Low voltage NMOS-based electrostatic discharge clamp
Systems and methods are described for a low-voltage electrostatic discharge clamp. A resistor pwell-tied transistor may be used as a low-voltage ESD clamp, where the body of the transistor is...
|
|
|
7274071 |
Electrostatic damage protection device with protection transistor
This invention provides an electrostatic damage protection device which can protects a device to be protected enough from an electrostatic damage and prevents damages of protection transistors...
|
|
|
7274047 |
Silicon controlled rectifier electrostatic discharge protection device for power supply lines with powerdown mode of operation
An electrostatic discharge (ESD) protection circuit in a semiconductor integrated circuit (IC) having protected circuitry. The ESD protection circuit includes a silicon controlled rectifier (SCR)...
|
|
|
7268398 |
ESD protection cell with active pwell resistance control
In an NMOS device, the turn-on voltage or the triggering voltage is reduced by adding an NBL connected to an n-sinker and contacted through an n+ region, which is connected to a bias voltage. The...
|
|
|
7256461 |
Electrostatic discharge (ESD) protection device
The present invention provides a combinded FOX and poly gate structure, for effectively reducing the trigger voltage of a conventional field device, for improving the robustness of a NMOS...
|
|
|
7256460 |
Body-biased pMOS protection against electrostatic discharge
A protection circuit for protecting an integrated circuit pad 201 against an ESD pulse, which comprises a discharge circuit having an elongated MOS transistor 202 (preferably pMOS) in a...
|
|
|
7253453 |
Charge-device model electrostatic discharge protection using active device for CMOS circuits
An integrated circuit for providing electrostatic discharge protection that includes a contact pad, a CMOS device including a transistor having a substrate, and a CDM clamp for providing...
|
|
|
7253096 |
Bipolar transistor having raised extrinsic base with selectable self-alignment and methods of forming same
A bipolar transistor with raised extrinsic base and selectable self-alignment between the extrinsic base and the emitter is disclosed. The fabrication method may include the formation of a...
|
|
|
7250660 |
ESD protection that supports LVDS and OCT
Circuits are described that provide electrostatic discharge protection for I/O circuits that support the low voltage differential signaling (LVDS) and on-chip termination (OCT) standards. At least...
|
|
|
7242062 |
Semiconductor apparatus with improved ESD withstanding voltage
A semiconductor apparatus having an outer ESD protective circuit corresponding to each external connection terminal, the outer ESD protective circuit being formed in a peripheral region around the...
|
|
|
7238969 |
Semiconductor layout structure for ESD protection circuits
A semiconductor layout structure for an electrostatic discharge (ESD) protection circuit is disclosed. The semiconductor layout structure includes a first area, in which one or more devices are...
|
|
|
7235846 |
ESD protection structure with SiGe BJT devices
The present invention provides an ESD protection device or structure that exploits the high conductivity of a heavily doped heterojunction base of a standard SiGe bipolar junction transistor (BJT)...
|
|
|
7235829 |
Electronic card with protection against aerial discharge
A semiconductor integrated circuit device includes a semiconductor region of a first conductivity type. A first insulated-gate field effect transistor having a source/drain region of a second...
|
|
|
7221027 |
Latchup prevention method for integrated circuits and device using the same
An integrated circuit preventing latchup. In the integrated circuit, an internal circuit is disposed in a substrate and has a parasitic SCR structure. At least one ESD protection circuit and active...
|
|
|
7221026 |
Computer systems containing resistors which include doped silicon/germanium
The invention includes semiconductor constructions having a thin film stacked resistor in electrical connection with a source/drain region of a transistor device. The resistor includes first and...
|
|
|
7211868 |
Protection circuit device using MOSFETs and a method of manufacturing the same
A protection circuit device using a MOSFET has a plural of conductive paths separated electrically, a MOSFET chip integrating two power MOSFETs in one chip where a gate electrode and a source...
|
|
|
7208814 |
Resistive device and method for its production
A resistive device includes a resistive region of a semiconductor material that includes a first region and a second region, wherein the first region has a higher dopant concentration than the...
|
|
|
7205613 |
Insulating substrate for IC packages having integral ESD protection
An IC package substrate having integral ESD protection features and elements and a method for construction of the same are disclosed
|
|
|
7205612 |
Fully silicided NMOS device for electrostatic discharge protection
A device and method are described for forming a grounded gate NMOS (GGNMOS) device used to provide protection against electrostatic discharge (ESD) in an integrated circuit (IC). The device is...
|