|
Match
|
Document |
Document Title |
|
|
7622792 |
Semiconductor device and method of manufacturing the same
A conductive region electrically connected to a buffer coat film is formed on at least one corner of a semiconductor substrate, so that electricity charged on a package seal resin or a surface of...
|
|
|
7622755 |
Primitive cell that is robust against ESD
A primitive cell having a gate pattern that is robust against ESD is provided. The primitive cell comprises: a high finger PMOS transistor and a low finger NMOS transistor. The high finger PMOS...
|
|
|
7612431 |
Trench polysilicon diode
Embodiments of the present invention include a method of manufacturing a trench transistor. The method includes forming a substrate of a first conductivity type and implanting a dopant of a second...
|
|
|
7605059 |
Semiconductor device and method of manufacturing the semiconductor device
A semiconductor device comprises: a MOS transistor including: a semiconductor substrate; a source region, formed in the semiconductor substrate, that comprises an impurity of a first conductive...
|
|
|
7602022 |
Surge voltage protection diode with controlled p-n junction density gradients
To prevent the destruction of a semiconductor element due to negative resistance, and to reduce the dynamic resistance of a static electricity prevention diode, the ratio of the maximum electric...
|
|
|
7601991 |
On-chip structure for electrostatic discharge (ESD) protection
A complementary SCR-based structure enables a tunable holding voltage for robust and versatile ESD protection. The structureare n-channel high-holding-voltage low-voltage -trigger silicon...
|
|
|
7601990 |
Method and apparatus for electrostatic discharge protection having a stable breakdown voltage and low snapback voltage
Electrostatic discharge (ESD) protection is provided for an integrated circuit. Snap back from a lower initial critical voltage and critical current is provided, as compared to contemporary...
|
|
|
7598538 |
ESD protecting circuit and manufacturing method thereof
An ESP protecting circuit and a manufacturing method thereof are provided. The ESP protecting circuit includes a device isolation layer, first and second high-concentration impurity regions, a...
|
|
|
7598537 |
Semiconductor device
A semiconductor device comprises one or two semiconductor chips, each including an input circuit having a wiring ( 3 ) for connecting an input pad ( 2 ) to an inner circuit, a first electrostatic...
|
|
|
7585705 |
Method for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop
A method and device structure are disclosed for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop the trench MOSFET. The ESD...
|
|
|
7582937 |
ESD protection circuit
An ESD protection circuit includes a substrate, diode device, first snapback device, ring structure, second snapback device and a control circuit. The diode device is formed in the substrate. The...
|
|
|
7582916 |
Silicon controlled rectifier
A silicon controlled rectifier structure of polygonal layouts is provided. The polygonal first conductive type doped region is located in the middle of the polygonal second conductive type well....
|
|
|
7579632 |
Multi-channel ESD device and method therefor
In one embodiment, an ESD device is configured to include a zener diode and a P-N diode.
|
|
|
7576396 |
Synchronous substrate injection clamp
In accordance with the principles of the invention, an integrated circuit comprises a substrate having a first FET formed on the substrate. The first FET has a first terminal coupleable to a load,...
|
|
|
7576370 |
Low operating voltage electro-static discharge device and method
The present invention describes ESD apparatus, methods of forming the same, and methods of providing ESD protection. In certain aspects, the invention achieves the desired turn-on voltage and...
|
|
|
7560800 |
Die seal with reduced noise coupling
A die seal structure for sealing integrated circuit devices formed on a semiconductor substrate. The die seal structure includes a die seal and a junction diode. The die seal only connects to the...
|
|
|
7518164 |
Current-triggered low turn-on voltage SCR
A system for protecting a high-speed input/output pad of an integrated circuit. The system includes a preferably parasitic silicon controlled rectifier (SCR) and a triggering mechanism that...
|
|
|
7511345 |
Bulk resistance control technique
The present invention provides a MOS transistor device for providing ESD protection including at least one interleaved finger having a source, drain and gate region formed over a channel region...
|
|
|
7498615 |
Electro-static discharge protection circuit and semiconductor device having the same
An electro-static discharge protection circuit includes a thyristor mode ensuring circuit and a thyristor rectifier circuit. The thyristor mode ensuring circuit includes a capacitive element...
|
|
|
7495288 |
Semiconductor apparatus including a radiator for diffusing the heat generated therein
A semiconductor apparatus is provided that includes a radiator for efficiently radiating heat generated in a wiring layer used in a surge current path of an electrostatic discharge protection...
|
|
|
7495265 |
ESD protection circuit with SCR structure for semiconductor device
An ESD protection structure has: a first P-type semiconductor region connected to a pad; a first N-type semiconductor region coupled with the first P-type semiconductor region; a second P-type...
|
|
|
7462885 |
ESD structure for high voltage ESD protection
An electrostatic discharge-protected MOS structure is disclosed. An electrostatic discharge-protected MOS structure includes a semiconductor substrate of a first type, a first well of the first...
|
|
|
7456441 |
Single well excess current dissipation circuit
A current dissipation circuit that dissipates excess current to or from a circuit node when that monitored circuit node experiences abnormal voltage conditions, rather than having that excess...
|
|
|
7456440 |
Electrostatic protection device
The electrostatic protection device comprises a semiconductor substrate of a first conductivity type, a well of a second conductivity type formed on the semiconductor substrate, a first diffusion...
|
|
|
7432555 |
Testable electrostatic discharge protection circuits
A semiconductor die has a bonding pad for a MOSFET such as a power MOSFET and a separate bonding pad for ESD protection circuitry. Connecting the bonding pads together makes the ESD protection...
|
|
|
7427787 |
Guardringed SCR ESD protection
Methods and circuits are disclosed for protecting an electronic circuit from ESD damage using an SCR ESD cell. An SCR circuit is coupled to a terminal of an associated microelectronic circuit for...
|
|
|
7425733 |
Semiconductor apparatus with electrostatic protective device
A semiconductor apparatus includes an electrostatic protective device having PN junction with N-type Si and P-type SiGe. The electrostatic protective device is directly connected with a terminal to...
|
|
|
7405435 |
Semiconductor device having electrostatic destruction protection circuit using thyristor as protection element
A semiconductor device includes a thyristor, trigger circuit and surge detection/leakage reduction circuit. The anode of the thyristor is connected to a first terminal and the cathode thereof is...
|
|
|
7402892 |
Printed circuit board for connecting of multi-wire cabling to surge protectors
A printed circuit board assembly for coupling a plurality of surge protectors to multi-line communication cables includes a multi-layer printed circuit board, to which has been mounted at least two...
|
|
|
7402887 |
Semiconductor device having fuse area surrounded by protection means
A semiconductor device has a semiconductor substrate, first and second insulating layers, a fuse, a diffusion layer and a conductive pattern. The first insulating layer is selectively formed on a...
|
|
|
7372153 |
Integrated circuit package bond pad having plurality of conductive members
An integrated circuit package bond pad includes an insulating layer and an electrode located over the insulating layer. The electrode has a first surface configured to be bonded to external...
|
|
|
7372083 |
Embedded silicon-controlled rectifier (SCR) for HVPMOS ESD protection
A high voltage p-type metal oxide semiconductor (HVPMOS) device having electrostatic discharge (ESD) protection functions and a method of forming the same are provided. The HVPMOS includes a PMOS...
|
|
|
7368761 |
Electrostatic discharge protection device and fabrication method thereof
An electrostatic discharge (ESD) protection device and a fabrication method thereof are provided. The ESD protection device with an embedded high-voltage P type SCR (EHVPSCR) structure of the...
|
|
|
7361957 |
Device for electrostatic discharge protection and method of manufacturing the same
The present invention relates to a device for electrostatic discharge protection (ESD). According to an embodiment of the present invention, a device for electrostatic discharge protection includes...
|
|
|
7355250 |
Electrostatic discharge device with controllable holding current
An electrostatic discharge (ESD) device with a parasitic silicon controlled rectifier (SCR) structure and controllable holding current is provided. A first distance is kept between a first N+ doped...
|
|
|
7352032 |
Output driver with split pins
The drains of the PMOS transistor and the NMOS transistor of a driver are separated and connected to two spaced-apart pins. The spaced-apart pins provide ESD protection to the NMOS transistor,...
|
|
|
7352014 |
Semiconductor device based on a SCR
The present invention provides a semiconductor structure device having a first and a second semiconductor devices with a silicon controlled rectifier (SCR) formed between the two devices with...
|
|
|
7345326 |
Electric signal transmission line
An electric signal transmission line includes a signal electrode portion, a ground electrode portion and a dielectric portion formed on a semiconductor substrate. The signal electrode portion has a...
|
|
|
7342281 |
Electrostatic discharge protection circuit using triple welled silicon controlled rectifier
Provided is an electrostatic discharge (ESD) protection circuit using a silicon controlled rectifier (SCR), which is applied to a semiconductor integrated circuit (IC). A semiconductor substrate...
|
|
|
7329925 |
Device for electrostatic discharge protection
A device for electrostatic discharge (ESD) protection is disclosed. The device for electrostatic discharge protection includes a lateral bipolar transistor and a diode. The semiconductor transistor...
|
|
|
7309883 |
Semiconductor device capable of preventing current flow caused by latch-up and method of forming the same
A semiconductor device includes first, second, and third wells. The first well is connected to a pad to which an external pin is connected and includes a first-type diffusion region that receives a...
|
|
|
7294892 |
Multi-transistor layout capable of saving area
A multi-transistor layout capable of saving area includes a substrate; a common drain comprising four sides formed over the substrate; four gates formed over the four sides of the common drain; and...
|
|
|
7291870 |
Electrostatic protection circuit
An electrostatic discharge (ESD) protection circuit coupled to an input pad comprises a diode formed in a substrate and coupled to the input pad; a P deep well formed in the substrate; an N well...
|
|
|
7288450 |
General protection of an integrated circuit against permant overloads and electrostatic discharges
In an integrated circuit, a diode is interposed between the semiconductor substrate and the contact pad to an external bias voltage, and the substrate is biased at an internal voltage reference....
|
|
|
7285805 |
Low reference voltage ESD protection device
In a low voltage ESD protection device, an extra control electrode is created by not connecting the n+ drain and p+ emitter regions of the LVTSCR, and controlling the control electrode by means of...
|
|
|
7279724 |
Ceramic substrate for a light emitting diode where the substrate incorporates ESD protection
A metal oxide varistor comprising one or more zinc oxide layers is formed integral to a ceramic substrate to provide ESD protection of a semiconductor device mounted to the substrate. The portion...
|
|
|
7274071 |
Electrostatic damage protection device with protection transistor
This invention provides an electrostatic damage protection device which can protects a device to be protected enough from an electrostatic damage and prevents damages of protection transistors...
|
|
|
7274048 |
Substrate based ESD network protection for a flip chip
In accordance with the objectives of the invention a new arrangement is provided for ESD protection of mounted flip chips. In a first embodiment of the invention, the Input/Output cells and power...
|
|
|
7274047 |
Silicon controlled rectifier electrostatic discharge protection device for power supply lines with powerdown mode of operation
An electrostatic discharge (ESD) protection circuit in a semiconductor integrated circuit (IC) having protected circuitry. The ESD protection circuit includes a silicon controlled rectifier (SCR)...
|
|
|
7256434 |
Heterojunction bipolar transistor and method for manufacturing the same, and power amplifier using the same
A heterojunction bipolar transistor with InGaP as the emitter layer and capable of both reliable electrical conduction and thermal stability wherein a GaAs layer is inserted between the InGaP...
|