|
Match
|
Document |
Document Title |
|
|
7592218 |
Methods of forming vertical transistors
A vertical transistor forming method includes forming a first pillar above a first source/drain and between second and third pillars, providing a first recess between the first and second pillars...
|
|
|
7592212 |
Methods for determining a dose of an impurity implanted in a semiconductor substrate
Methods of determining a total impurity dose for a plasma doping process, and an apparatus configured to determine same. A total ion dose implanted in a semiconductor substrate is directly...
|
|
|
7592107 |
Polarized reticle, photolithography system, and method of fabricating a polarized reticle
Polarized reticles, photolithography systems utilizing a polarized reticle, and methods of using such a system are disclosed. A polarized reticle is formed having a reticle containing at least one...
|
|
|
7592105 |
Methods for converting reticle configurations and methods for modifying reticles
The invention includes methods of converting reticles from configurations suitable for utilization with later generation (shorter wavelength) stepper radiations to configurations suitable for...
|
|
|
7591959 |
Etchants and etchant systems with plural etch selectivities
An etchant for removing materials with a plurality of selectivities exhibits a first etch selectivity at a first temperature and a second etch selectivity at a second temperature. The etchant may...
|
|
|
7591069 |
Methods of bonding solder balls to bond pads on a substrate, and bonding frames
Methods and apparatuses for bonding solder balls to bond pads are described. In one embodiment, portions of a plurality of solder balls are placed within a frame and in registered alignment with...
|
|
|
7591061 |
Method for securing a subpad to a subpad support
A subpad support for use in a web format or belt format polishing apparatus for polishing one or more layers of semiconductor device structures. The subpad support includes a subpad retention...
|
|
|
7590797 |
System and method for optimizing interconnections of components in a multichip memory module
An apparatus and method couples memory devices in a memory module to a memory hub on the module such that signals traveling from the hub to the devices have approximately the same propagation time...
|
|
|
7590764 |
System and method for dynamic buffer allocation
A system for dynamically allocating buffers between components in a computer system is described. The system uses matched sets of bi-directional buffers to control data flow between the processor...
|
|
|
7590019 |
Low voltage data path and current sense amplifier
Methods, circuits, devices, and systems are provided, including a low voltage data path and current sense amplifier. One data path includes a local input/output (LIO) line and a global input/output...
|
|
|
7589995 |
One-transistor memory cell with bias gate
One-transistor (1T) capacitor-less DRAM cells each include a MOS transistor having a bias gate layer that separates a floating body region from a base substrate. The MOS transistor functions as a...
|
|
|
7589573 |
Startup circuit and method
A startup circuit provides a single connection to a node of a reference or other circuit to be started. The startup circuit injects high current into devices to start a reference circuit. The...
|
|
|
7589426 |
Semiconductor assemblies including redistribution layers and packages and assemblies formed therefrom
Methods for creating redistribution layers for only selected dice, such as known good dice, to form relatively thin semiconductor component assemblies and packages, and the assemblies and packages...
|
|
|
7589406 |
Stacked semiconductor component
A semiconductor component includes a carrier and multiple semiconductor substrates stacked and interconnected on the carrier. The carrier includes conductive members bonded to corresponding...
|
|
|
7589369 |
Semiconductor constructions
The invention includes a method in which a semiconductor substrate is provided to have a memory array region, and a peripheral region outward of the memory array region. Paired transistors are...
|
|
|
7589029 |
Atomic layer deposition and conversion
A method for growing films for use in integrated circuits using atomic layer deposition and a subsequent converting step is described. In an embodiment, the subsequent converting step includes...
|
|
|
7589015 |
Fabrication of semiconductor devices using anti-reflective coatings
Techniques are disclosed for fabricating a device using a photolithographic process. The method includes providing a first anti-reflective coating over a surface of a substrate. A layer which is...
|
|
|
7589010 |
Semiconductor devices with permanent polymer stencil and method for manufacturing the same
Methods of manufacturing semiconductor devices using permanent or temporary polymer layers having apertures to expose contact pads and cover the active surfaces of the semiconductor devices.
|
|
|
7589008 |
Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces having such interconnects are disclosed herein. One aspect of the invention is directed toward a...
|
|
|
7588988 |
Method of forming apparatus having oxide films formed using atomic layer deposition
A dielectric layer containing an atomic layer deposited insulating metal oxide film having multiple metal components and a method of fabricating such a dielectric layer produce a reliable...
|
|
|
7588982 |
Methods of forming semiconductor constructions and flash memory cells
Some embodiments include methods of forming flash memory cells and semiconductor constructions, and some embodiments include semiconductor constructions. Some embodiments may include a method in...
|
|
|
7588804 |
Reactors with isolated gas connectors and methods for depositing materials onto micro-device workpieces
Reactors having isolated gas connectors, systems that include such reactors, and methods for depositing materials onto micro-devices workpieces are disclosed herein. In one embodiment, a reactor...
|
|
|
7588677 |
Methods and apparatus for electrical, mechanical and/or chemical removal of conductive material from a microelectronic substrate
A method and apparatus for removing conductive material from a microelectronic substrate. In one embodiment, the method can include engaging a microelectronic substrate with a polishing surface of...
|
|
|
7587560 |
Memory device controller
A controller for a memory device and methods are provided. The controller has an updateable register bank adapted to send a first signal to an analog/memory core of the memory device for...
|
|
|
7586799 |
Devices, systems, and methods for independent output drive strengths
Methods, apparatuses and systems are disclosed for independently configurable data and strobe drivers within a memory device. A memory device may include at least one data driver, at least one...
|
|
|
7586784 |
Apparatus and methods for programming multilevel-cell NAND memory devices
Methods and apparatus are provided. A first data value is read from a first memory cell and is stored. An attempt is made to add a second data value to the first memory cell. If the attempt to add...
|
|
|
7586777 |
Resistance variable memory with temperature tolerant materials
A PCRAM memory device having a chalcogenide glass layer, preferably comprising antimony selenide having a stoichometric formula of about Sb 2 Se 3 , and a metal-chalcogenide layer and methods of...
|
|
|
7586329 |
Capacitively-coupled level restore circuits for low voltage swing logic circuits
Some embodiments of the disclosure include a circuit having differential sides and a capacitive network coupled to differential sides. The circuit further includes a reset network for resetting the...
|
|
|
7586319 |
Methods of retaining semiconductor component configurations within sockets
The invention includes methods of utilizing removable mechanical precising mechanisms and/or optical-based precising mechanisms to align chips within sockets. The sockets can be configured so that...
|
|
|
7586144 |
Memory device with high dielectric constant gate dielectrics and metal floating gates
A memory cell transistor includes a high dielectric constant tunnel insulator, a metal floating gate, and a high dielectric constant inter-gate insulator comprising a metal oxide formed over a...
|
|
|
7585782 |
Methods of forming semiconductor constructions, and methods of selectively removing metal-containing materials relative to oxide
The invention includes methods of selectively removing metal-containing copper barrier materials (such as tantalum-containing materials, titanium-containing materials and tungsten-containing...
|
|
|
7585753 |
Controlling diffusion in doped semiconductor regions
A method and device for reducing a dopant diffusion rate in a doped semiconductor region is provided. The methods and devices include selecting a plurality of impurity elements, including at least...
|
|
|
7585741 |
Methods of forming capacitors
The invention includes methods of forming semiconductor constructions and methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive...
|
|
|
7585728 |
Methods of programming memory cells using manipulation of oxygen vacancies
One-transistor memory devices facilitate nonvolatile data storage through the manipulation of oxygen vacancies within a trapping layer of a field-effect transistor (FET), thereby providing control...
|
|
|
7585725 |
Use of dilute steam ambient for improvement of flash devices
The present invention provides a flash memory integrated circuit and a method for fabricating the same. The method includes etching a gate stack that includes an initial oxide layer directly in...
|
|
|
7585707 |
Low dark current image sensors with epitaxial SiC and/or carbonated channels for array transistors
A pixel cell having a substrate with a isolation channel formed of higher carbon concentrate such as SiC or carbonated silicon. The channel comprising SiC or carbonated silicon is provided over the...
|
|
|
7585425 |
Apparatus and method for reducing removal forces for CMP pads
An improvement in a polishing apparatus for planarizing substrates comprises a tenacious coating of a low-adhesion material to the platen surface. An expendable polishing pad is adhesively attached...
|
|
|
7585371 |
Substrate susceptors for receiving semiconductor substrates to be deposited upon
In one implementation, a substrate susceptor for receiving a semiconductor substrate for selective epitaxial silicon-comprising depositing thereon, where the depositing comprises measuring...
|
|
|
7584942 |
Ampoules for producing a reaction gas and systems for depositing materials onto microfeature workpieces in reaction chambers
Ampoules for producing a reaction gas and systems for depositing materials onto microfeature workpieces in reaction chambers are disclosed herein. In one embodiment, an ampoule includes a vessel...
|
|
|
7584343 |
Data reordering processor and method for use in an active memory device
An active memory device includes a command engine that receives high level tasks from a host and generates corresponding sets of either DCU commands to a DRAM control unit or ACU commands to a...
|
|
|
7583551 |
Power management control and controlling memory refresh operations
A memory devices provide signals indicating when refresh operations are complete. The signals from a number of memory devices can be combined, such as by Oring, to provide a refresh complete signal...
|
|
|
7583534 |
Memory utilizing oxide-conductor nanolaminates
One floating gate transistor embodiment includes a first source/drain region, a second source/drain region, and a channel region therebetween. A floating gate is separated from the channel region...
|
|
|
7583358 |
Systems and methods for retrieving residual liquid during immersion lens photolithography
Systems and methods for retrieving residual liquid during immersion lens photolithography are disclosed. A method in accordance with one embodiment includes directing radiation along a radiation...
|
|
|
7583115 |
Delay line off-state control with power reduction
A method and apparatus is provided for controlling a delay line for achieving power reduction. The device comprises a delay lock loop to provide an output signal based upon a phase difference...
|
|
|
7583070 |
Zero power start-up circuit for self-bias circuit
An improved start-up circuit and method for self-bias circuits is described that applies a start-up voltage and current to a self-bias circuit to initialize its operation in its desired stable...
|
|
|
7582570 |
Compositions for removal of processing byproducts and method for using same
A composition and methods for using the composition in removing processing byproducts is provided. The composition can be non-aqueous or semi-aqueous. The non-aqueous composition includes a...
|
|
|
7582562 |
Atomic layer deposition methods
An atomic layer deposition method includes providing a semiconductor substrate within a deposition chamber. A first metal halide-comprising precursor gas is flowed to the substrate within the...
|
|
|
7582561 |
Method of selectively depositing materials on a substrate using a supercritical fluid
A method for depositing one or more materials on a substrate, such as for example, a semiconductor substrate that includes providing the substrate; applying a polymer film to at least a portion of...
|
|
|
7582549 |
Atomic layer deposited barium strontium titanium oxide films
Apparatus and methods of forming the apparatus include a dielectric layer containing barium strontium titanium oxide layer, an erbium-doped barium strontium titanium oxide layer, or a combination...
|
|
|
7582180 |
Systems and methods for processing microfeature workpieces
Systems and methods for processing microfeature workpieces are disclosed herein. In one embodiment, the system comprises a processing chamber having a workpiece processing site configured to...
|