|
Match
|
Document |
Document Title |
|
|
7636838 |
Method and system for handling operation of multiple devices within a single system-on-chip (SoC) integrated circuit (IC)
A method for securely handling processing of information may include deactivating within a chip, at least one of a plurality of functions that accesses an on-chip memory and generates output data...
|
|
|
7636834 |
Method and apparatus for resetting a gray code counter
Aspects of the invention may include gradually decrementing or incrementing a write pointer ( 370 ) associated with a data buffer such as the FIFO buffer ( 310 ) until a reset value of the write...
|
|
|
7636816 |
Global address space management
Methods, systems and computer program products for global address space management are described herein. A System-On-a-Chip (SOC) unit configured for a global address space is provided. The SOC...
|
|
|
7636558 |
Direct conversion tuner
A direct conversion tuner down-converts television signals, cable signals, or other signals directly from an RF frequency to an IF frequency and/or baseband, without an intermediate up-conversion...
|
|
|
7636553 |
Double search user group selection scheme with range reduction for FDD multiuser MIMO downlink transmission with finite-rate channel state information feedback
Aspects of a double search user group selection scheme with range reduction for FDD multiuser MIMO downlink transmission with finite-rate channel state information feedback are provided. The method...
|
|
|
7636490 |
Deblocking filter process with local buffers
A system and method that optimizes a de-blocking filter process using local buffers. The local buffers may be off of the memory unit in which image data may be stored. The data associated with the...
|
|
|
7636409 |
Digital phase locked loop for regenerating the clock of an embedded signal
The present invention relates to a system and method for generating a first clock frequency for a plurality of digital data bursts compressed in time, where each of the plurality of digital data...
|
|
|
7636401 |
Methods and systems for soft-bit demapping
Methods and systems for reconfigurable soft-output bit demapping, reconfigurable for different modes of operation (i.e., different transmitter/receiver configurations) and for different modulation...
|
|
|
7636388 |
Channel fault detection for channel diagnostic systems
A method and computer program product for detecting faults in cables. The invention comprises receiving a first reflected signal; comparing the first reflected signal amplified with a first...
|
|
|
7636372 |
Method and system for providing smart offload and upload
Provided is a system and method for performing smart offloads between computer applications module and a network interfacing device within a data communications system. The method includes...
|
|
|
7636323 |
Method and system for handling connection setup in a network
Certain embodiments of a method and system for handling connection setup in a network may comprise a host that generates connection acceptance criteria and/or a services list that may be...
|
|
|
7636319 |
Fastpath implementation for a double tagging loopback engine
A network component for processing a packet can include a buffer configured to receive a packet, a forwarding unit configured to forward the packet received at the first buffer to a loopback port,...
|
|
|
7636125 |
Filter module for a video decoding system
Systems and methods are disclosed for filter modules in a video display system or network. One embodiment relates to a method for operating a filter module in a video display network comprising...
|
|
|
7636042 |
Battery life improvement for wireless devices through activity report combining
Various embodiments are disclosed relating to wireless systems, and also relating to battery life improvement for wireless devices through activity report combining. According to an example...
|
|
|
7636007 |
Low jitter high phase resolution PLL-based timing recovery system
A low jitter, high phase resolution phase lock loop incorporating a ring oscillator-type VCO is designed and constructed to operate at a characteristic frequency M times higher than a required...
|
|
|
7634764 |
Method and system for flexible/extendable at command interpreter
In a wireless communications device, methods and systems for processing a plurality of AT commands are disclosed. Aspects of the method may comprise generating AT command codes for the plurality of...
|
|
|
7634665 |
Apparatus and method for secure field upgradability with unpredictable ciphertext
An apparatus and method for enabling functionality of a component, wherein the apparatus includes a random number generating module for generating a random number, and a hash function module in...
|
|
|
7634254 |
Methods of recording voice signals in a mobile set
The present invention relates to a mobile set integrating a memory efficient data storage system for the real time recording of voice conversations, data transmission and the like. The data...
|
|
|
7634246 |
Method and system for blocker attenuation using multiple receive antennas
Methods and systems for blocker attenuation using multiple receive antennas are disclosed. Aspects of one method may include receiving wideband signals multi-antenna receiver. The receiver may...
|
|
|
7634244 |
Variable-gain low noise amplifier for digital terrestrial applications
A multi-stage amplifier assembly configured to receive a terrestrial digital television (“DTV”) input signal including multiple frequency channels. The amplifier assembly optionally includes a...
|
|
|
7634241 |
MIMO radio interfaces
A receiver front end includes a plurality of in-phase and quadrature phase receive processing blocks operable at first and second frequency bands and further includes a plurality of filtering and...
|
|
|
7634237 |
Method and system for a fractional-N synthesizer for a mobile digital cellular television environment
Aspects of a method and system for a fractional-N synthesizer for a mobile digital cellular television environment are presented. Aspects of the system may include circuitry, within a phase locked...
|
|
|
7634235 |
Method and apparatus to improve closed loop transmit diversity modes performance via interference suppression in a WCDMA network equipped with a rake receiver
Methods and systems for processing signals in a wireless communication system are disclosed. Aspects of the method may include calculating at a receiver, a plurality of...
|
|
|
7634027 |
Method and system for independent I and Q loop amplitude control for quadrature generators
Certain aspects of a method and system for independent in-phase (I) and quadrature (Q) loop amplitude control for quadrature generators may include determining an amplitude voltage associated with...
|
|
|
7634001 |
Dynamic regulation of power consumption of a high-speed communication system
A method for dynamically regulating the power consumption of a high-speed integrated circuit which includes a multiplicity of processing blocks. A first metric and a second metric, which are...
|
|
|
7633993 |
Method and system for modulating and demodulating signals in ultra-wide band (UWB) communication systems
A communication system is disclosed and it may include one or more first circuits in a first passband single carrier transmitter coupled to a first ultra-wide-band wireless transmission channel....
|
|
|
7633934 |
Hierarchical data collection network supporting packetized voice communications among wireless terminals and telephones
A packet-based, hierarchical communication system, arranged in a spanning tree configuration, is described in which wired and wireless communication networks exhibiting substantially different...
|
|
|
7633919 |
Communication network providing wireless and hard-wired dynamic routing
A data communication network for providing dynamic routing through both wireless and wired subnetworks to support wireless communication devices and wired remote stations is disclosed. In the...
|
|
|
7633764 |
Ball grid array configuration for reducing path distances
Presented herein are ball grid array configurations for reducing path distances. In an exemplary embodiment, there is presented a memory system. The memory system comprises a printed circuit board,...
|
|
|
7633697 |
Magnetic disk drive, servo writer, self-servo writer and methods for use therewith
A servo writer includes a servo data generation module that generates servo data corresponding to a plurality of servo wedges and a plurality of tracks of a disk, the servo data including track...
|
|
|
7631246 |
LDPC (low density parity check) code size adjustment by shortening and puncturing
LDPC (Low Density Parity Check) code size adjustment by shortening and puncturing. A variety of LDPC coded signals may be generated from an initial LDPC code using selected shortening and...
|
|
|
7631242 |
System, method and computer program product for mitigating burst noise in a communications system
A system, method and computer program product is provided for mitigating the effects of burst noise on packets transmitted in a communications system. A transmitting device applies an outer code,...
|
|
|
7631219 |
Method and computer program product for marking errors in BIOS on a RAID controller
A method and related computer program product of preventing write corruption in a redundant array in a computer system, comprising detecting a write failure from a calling application to at least...
|
|
|
7631150 |
Memory management in a shared memory system
Methods, systems and computer program products to maintain cache coherency in a System-On-a-Chip (SOC) which is part of a distributed shared memory system are described. A local SOC unit that...
|
|
|
7630870 |
Method and system for efficient design verification of a motion adaptive deinterlacer
In a video system, a method and system for efficient design verification of a motion adaptive deinterlacer (MAD) are provided. A MAD reference model may be configured via a configuration file to...
|
|
|
7630701 |
System and method to manage processing operations within a wireless terminal following receipt of a null page
A method and system to determine when a wireless terminal has been paged by a servicing base station. An encoded paging burst is received on a paging channel and then decoded to produce a decoded...
|
|
|
7630566 |
Method and apparatus for improved estimation and compensation in digital video compression and decompression
A method and apparatus are disclosed for performing motion estimation and compensation to fractional pixel accuracy using polyphase prediction filters as part of a video compression/decompression...
|
|
|
7630468 |
Dual-PLL signaling for maintaining synchronization in a communications system
A communications management system introduces a low bandwidth phase locked loop (LoBW-PLL) working in tandem with a high bandwidth phase locked loop (HiBW-PLL). The LoBW-PLL only needs to follow...
|
|
|
7630466 |
Search engine for a receive equalizer
A search engine selects initial coefficients for a receive equalizer. The search engine may be incorporated into a communication receiver that includes a decision feedback equalizer and clock and...
|
|
|
7630461 |
Low-latency high-speed trellis decoder
A method for decoding a word received at a current time instant into a symbol of a trellis code. The trellis code corresponds to a trellis diagram having N states associated with the current time...
|
|
|
7630446 |
Apparatus and method for automatic polarity swap in a communications system
An automatic polarity swap is implemented in a communications system. Two or more transceivers having differential inputs and outputs are coupled together through an interface, such as a backplane...
|
|
|
7630440 |
Context adaptive binary arithmetic code decoding engine
Methods and systems for selecting contexts during decoding of arithmetic code are disclosed. Aspects of the method may comprise assigning a plurality of default context identifiers to a plurality...
|
|
|
7630434 |
High-speed decoder for a multi-pair gigabit transceiver
A method and a system for providing an input signal from a multiple decision feedback equalizer to a decoder based on a tail value and a subset of coefficient values received from a...
|
|
|
7630410 |
Signal line selection and polarity change of natural bit ordering in high-speed serial bit stream multiplexing and demultiplexing integrated circuits
A bit stream multiplexer and a bit stream demultiplexer of the present invention couples a communication Application Specific Integrate Circuit (ASIC) to a high-speed bit stream media. The bit...
|
|
|
7630357 |
Synchronization of distributed cable modem network components
A distributed CMTS includes a head end, a downstream transmitter hub, and an upstream receiver hub. The head end transmits data packets to the downstream transmitter via a coupling packet data...
|
|
|
7630350 |
Method and system for parsing bits in an interleaver for adaptive modulations in a multiple input multiple output (MIMO) wireless local area network (WLAN) system
Aspects of a method and system for parsing bits in an interleaver for adaptive modulations in a multiple input multiple output (MIMO) wireless local area network (WLAN) system are provided. The...
|
|
|
7630337 |
Method and system for an improved user group selection scheme with finite-rate channel state information feedback for FDD multiuser MIMO downlink transmission
Certain embodiments of the invention may be found in a method and system for an improved user group selection scheme with finite-rate channel state information feedback for frequency division...
|
|
|
7630331 |
Power control techniques for wireless devices
Various embodiments are disclosed relating to wireless systems, and also relating to power control techniques for wireless devices. One disclosed embodiment comprises a wireless receiver that...
|
|
|
7630306 |
Dynamic sharing of a transaction queue
A network device for dynamically allocating memory locations to plurality of queues. The network device determines an amount of memory buffers that is associated with a port and assigns a fixed...
|
|
|
7629848 |
Operational amplifier with extended common-mode input range
An operational amplifier is provided with an extended common mode input range. This operational amplifier includes an input stage, a common mode feedback circuit, a current mirror, a replica input...
|