|
Match
|
Document |
Document Title |
|
|
US20090296933 |
INTEGRATED CIRCUIT AND A METHOD FOR SECURE TESTING
An integrated circuit that includes a controller and multiple internal circuitries, whereas the integrated circuit is characterized by further including a security mode determination unit that...
|
|
|
US20090158107 |
SYSTEM-ON-CHIP WITH MASTER/SLAVE DEBUG INTERFACE
A System-on-Chip (SOC) integrated circuit (IC) debugging system includes a plurality of SOC ICs connected to a shared debug bus. One of the plurality of SOC ICs is a master SOC IC having a...
|
|
|
US20090150728 |
HIGH SPEED SERIAL TRACE PROTOCOL FOR DEVICE DEBUG
Tracing of test information from a hardware device for debugging is formatted for transmission via a high-speed serial protocol. Data from various components in the hardware device is transmitted...
|
|
|
US20090150733 |
TEST APPARATUS AND CALIBRATION METHOD
A test apparatus that tests a device under test is provided, including a driver section that supplies a test signal to a corresponding pin of the device under test, a judgment section that makes a...
|
|
|
US20090150734 |
TRI-STATE I/O PORT
The present invention discloses a tri-state I/O port. The tri-state I/O port comprises a tri-state logic block, a weak buffer and a delay block. The input terminals of the tri-state logic block are...
|
|
|
US20090100306 |
ELECTRONIC UNIT
An MC 10 includes a universal asynchronous receiver transceiver UART as a communication circuit. A tester ( 6 ) includes a serial communication interface ( 61 ). By serial communication between...
|
|
|
US20090083599 |
Hierarchical test response compaction for a plurality of logic blocks
In one embodiment, the present invention includes first level matrices, each including m input terminals and n output terminals, each coupled to a processor core, and second level matrices each...
|
|
|
US20080282123 |
System and Method of Multi-Frequency Integrated Circuit Testing
A system and method of multi-frequency integrated circuit testing with a method for testing a clocked logic type integrated circuit including creating exerciser code on the integrated circuit when...
|
|
|
US20080256408 |
TEST APPARATUS AND PERFORMANCE BOARD FOR DIAGNOSIS
A test apparatus being capable of replacing a test module with the other kind of test module that tests device under tests by using the test module is provided. The test apparatus includes a...
|
|
|
US20080052583 |
Method and apparatus for monitoring an optical network signal
A method is disclosed for monitoring a communication link between a first apparatus and a second apparatus, the method comprising receiving concurrently from the first apparatus (e.g., a central...
|