Match Document Document Title
US20150169362 UNBOUNDED TRANSACTIONAL MEMORY WITH FORWARD PROGRESS GUARANTEES USING A HARDWARE GLOBAL LOCK  
A processing device implementing unbounded transactional memory with forward progress guarantees using a hardware global lock is disclosed. A processing device of the disclosure includes a...
US20080120475 Adding one or more computers to a multiple computer system  
The addition of one or more additional computers to a multiple computer system having replicated shared memory (RSM) or partial or hybrid RSM, is disclosed. The or each additional computer (M4)...
US20090328035 Lazy Handling of End of Interrupt Messages in a Virtualized Environment  
Techniques enable reducing a number of intercepts performed by a hypervisor by reducing a number of End Of Interrupt (EOI) messages sent from a virtual central processing unit (CPU) to a virtual...
US20090063783 METHOD AND APPARTAUS TO TRIGGER SYNCHRONIZATION AND VALIDATION ACTIONS UPON MEMORY ACCESS  
A system and method to trigger synchronization and validation actions at memory access, in one aspect, identifies a storage class associated with a region of shared memory being accessed by a...
US20140359232 SYSTEM AND METHOD OF A SHARED MEMORY HASH TABLE WITH NOTIFICATIONS  
A method and apparatus of a device that includes a shared memory hash table that notifies one or more readers of changes to the shared memory hash table is described. In an exemplary embodiment, a...
US20110258353 Bus Arbitration Techniques to Reduce Access Latency  
A method of arbitrating requests from bus masters for access to shared memory in order to reduce access latency, comprises looking ahead into currently scheduled requests to the shared memory and...
US20090235262 EFFICIENT DETERMINISTIC MULTIPROCESSING  
A hardware and/or software facility for controlling the order of operations performed by threads of a multithreaded application on a multiprocessing system is provided. The facility may serialize...
US20090204771 DEVICE FOR CONTROLLING ACCESS FROM A PLURALITY OF MASTERS TO SHARED MEMORY COMPOSED OF A PLURALITY OF BANKS EACH HAVING A PLURALITY OF PAGES  
The memory access device includes: a plurality of command division sections provided for a plurality of masters; a plurality of inter-master arbitration sections provided for a plurality of banks;...
US20050027941 Method and apparatus for affinity-guided speculative helper threads in chip multiprocessors  
Apparatus, system and methods are provided for performing speculative data prefetching in a chip multiprocessor (CMP). Data is prefetched by a helper thread that runs on one core of the CMP while...
US20110246993 System and Method for Executing a Transaction Using Parallel Co-Transactions  
The transactional memory system described herein may implement parallel co-transactions that access a shared memory such that at most one of the co-transactions in a set will succeed and all...
US20090248992 Upgrade of Low Priority Prefetch Requests to High Priority Real Requests in Shared Memory Controller  
A prefetch controller implements an upgrade when a real read access request hits the same memory bank and memory address as a previous prefetch request. In response per-memory bank logic promotes...
US20130019068 SYSTEMS AND METHODS FOR SHARING MEDIA IN A COMPUTER NETWORK  
A computerized method for sharing removable storage media in a network, the method comprising associating, in an index entry, a first piece of removable storage media in a first storage device...
US20120030432 SYSTEMS AND METHODS FOR SHARING MEDIA IN A COMPUTER NETWORK  
A computerized method for sharing removable storage media in a network, the method comprising associating, in an index entry, a first piece of removable storage media in a first storage device...
US20120185652 COMPUTER ARCHITECTURES USING SHARED STORAGE  
A method providing a persistent common view of data, services, and infrastructure functions accessible via a plurality of shared storage systems of a virtual shared storage system. The method...
US20090043971 DATA INTEGRITY FOR DATA STORAGE DEVICES SHARED BY MULTIPLE HOSTS VIA A NETWORK  
Access by multiple hosts, such as computers, to a data storage device by way of a network while maintaining data integrity. In one embodiment, a method for accessing the storage device includes...
US20070022245 METHOD OF CONTROLLING REFRESH OPERATION IN MULTI-PORT DRAM AND A MEMORY SYSTEM USING THE METHOD  
A multi-port memory system includes a shared memory bank, multiple command decoders configured to receive refresh commands from multiple processors, and a refresh controller coupled to the shared...
US20110004583 DATABASE SYSTEM, DATABASE UPDATE METHOD, DATABASE, AND DATABASE UPDATE PROGRAM  
To provide a database, which is robust against variation of application programs and environments. A database system, which updates data by an application program, includes data storage means for...
US20050114559 Method for efficiently processing DMA transactions  
The data rate at which DMA transactions are processed by a General Purpose Computer System can be significantly improved by directing housekeeping type transactions directly to the CPU bus and by...
US20100049922 DISTRIBUTED SHARED MEMORY  
Systems and methods for implementing a distributed shared memory (DSM) in a computer cluster in which an unreliable underlying message passing technology is used, such that the DSM efficiently...
US20080270709 Shared closures on demand  
A method and apparatus for copying data from a virtual machine to a shared closure on demand. This process improves system efficiency by avoiding the copying of data in the large number of cases...
US20050144399 Multiprocessor system, and consistency control device and consistency control method in multiprocessor system  
A multiprocessor system with cells having a plurality of CPUs sharing a memory and a consistency control device connected through a network, in which the consistency control device includes a...
US20110302375 Multi-Part Aggregated Variable in Structured External Storage  
A mechanism is provided for multi-part aggregated variables in structured external storage. The shared external storage provides a serialized, aggregated structure update capability. The shared...
US20130138895 METHOD AND SYSTEM FOR MAINTAINING A POINTER'S TYPE  
A processing device implements a sandbox that provides an isolated execution environment, a memory structure. The processing device generates a pointer to a data item, the pointer having a type....
US20090292884 SYSTEM ENABLING TRANSACTIONAL MEMORY AND PREDICTION-BASED TRANSACTION EXECUTION METHOD  
This invention provides a system enabling Transactional Memory with overflow prediction mechanism, comprising: prediction unit for predicting the mode for the next execution of a transaction based...
US20100077155 Managing shared memory through a kernel driver  
Methods, apparatus, systems and computer program product for managing shared memory between a plurality of applications. A kernel driver can create a region of shared memory and then map this...
US20090248990 PARTITION-FREE MULTI-SOCKET MEMORY SYSTEM ARCHITECTURE  
A technique to increase memory bandwidth for throughput applications. In one embodiment, memory bandwidth can be increased, particularly for throughput applications, without increasing...
US20110131571 Mechanism for Shared Memory History Optimization in a Host Selection Algorithm for Virtual Machine Placement  
A mechanism for shared memory history optimization in a host selection algorithm for VM placement is disclosed. A method of embodiments of the invention includes determining candidate hosts to...
US20140143486 FLEXIBLE ARBITRATION SCHEME FOR MULTI ENDPOINT ATOMIC ACCESSES IN MULTICORE SYSTEMS  
The MSMC (Multicore Shared Memory Controller) described is a module designed to manage traffic between multiple processor cores, other mastering peripherals or DMA, and the EMIF (External Memory...
US20100088474 SYSTEM AND METHOD FOR MAINTAINING MEMORY PAGE SHARING IN A VIRTUAL ENVIRONMENT  
In a virtualized system using memory page sharing, a method is provided for maintaining sharing when Guest code attempts to write to the shared memory. In one embodiment, virtualization logic uses...
US20090248991 Termination of Prefetch Requests in Shared Memory Controller  
A real request from a CPU to the same memory bank as a prior prefetch request is transmitted to the per-memory bank logic along with a kill signal to terminate the prefetch request. This avoids...
US20100122040 ACCESS CONTROLLER  
The present invention aims to provide an access control apparatus that can improve responsiveness to an access request of a processor compared with a conventional technology. The access control...
US20140173196 RAPID VIRTUAL MACHINE SUSPEND AND RESUME  
A method of enabling “fast” suspend and “rapid” resume of virtual machines (VMs) employs a cache that is able to perform input/output operations at a faster rate than a storage device provisioned...
US20080098179 Process for handling shared references to private data  
Methods and apparatus are provided for a linker to resolve references from shared memory to private memory in a multi-core system.
US20150242248 ALERTING HARDWARE TRANSACTIONS THAT ARE ABOUT TO RUN OUT OF SPACE  
A transactional memory system determines whether to pass control of a transaction to an about-to-run-out-of-resource handler. A processor of the transactional memory system determines information...
US20110179413 Guest/Hypervisor Interrupt Coalescing for Storage Adapter Virtual Function in Guest Passthrough Mode  
A system and method are provided that involve a host computing machine and an SR IOV storage adapter in which the host machine hosts a virtual machine having a guest operating system (guest)...
US20080147822 SYSTEMS, METHODS AND COMPUTER PROGRAM PRODUCTS FOR AUTOMATICALLY TRIGGERING OPERATIONS ON A QUEUE PAIR  
Systems, methods and computer program products for automatically triggering operations on a queue pair (QP). Methods include receiving a command at a remote direct memory access (RDMA) capable...
US20090172300 Device and method for creating a distributed virtual hard disk on networked workstations  
Method and device for providing a virtual drive on a workstation PC which is connected via a network to other workstation PCs, encompassing a driver which makes available the virtual drive and...
US20130097392 PROTECTING MEMORY OF A VIRTUAL GUEST  
An apparatus and system for protecting memory of a virtual guest includes initializing a virtual guest on a host computing system. The host computing system includes a virtual machine manager that...
US20050193081 Multiprocessor system having a shared tightly coupled memory and method for communication between a plurality of processors  
A multiprocessor system comprises a first processor (P1) and a second processor (P2) each having an input/output set up for the connection of a tightly coupled semiconductor memory. Furthermore,...
US20070038815 Network memory appliance  
A first appliance of a network memory includes a processor configured to receive data. The processor determines whether the data is locally accessible to a second appliance of the network memory...
US20120278537 METHOD AND APPARATUS FOR I/O SCHEDULING IN DATA STORAGE DEVICE  
An input/output (I/O) scheduling device comprises a plurality of trans-descriptor operators each corresponding to one of a plurality of hosts and configured to sustain a trans-descriptor and...
US20130185523 DECOUPLED METHOD FOR TRACKING INFORMATION FLOW AND COMPUTER SYSTEM THEREOF  
A computer system and a method for tracking information flow are provided. The computer system divides an information flow tracking task into two decoupled tasks executed by two procedures. The...
US20120331238 Asynchronous Grace-Period Primitives For User-Space Applications  
A technique for implementing user-level read-copy update (RCU) with support for asynchronous grace periods. In an example embodiment, a user-level RCU subsystem is established that executes within...
US20120331237 Asynchronous Grace-Period Primitives For User-Space Applications  
A technique for implementing user-level read-copy update (RCU) with support for asynchronous grace periods. In an example embodiment, a user-level RCU subsystem is established that executes within...
US20100122264 Language level support for shared virtual memory  
Embodiments of the invention provide language support for CPU-GPU platforms. In one embodiment, code can be flexibly executed on both the CPU and GPU. CPU code can offload a kernel to the GPU....
US20150067273 COMPUTATION HARDWARE WITH HIGH-BANDWIDTH MEMORY INTERFACE  
Various embodiments relating to performing multiple computations are provided. In one embodiment, a computing system includes an off-chip storage device configured to store a plurality of stream...
US20120233411 Protecting Large Objects Within an Advanced Synchronization Facility  
A system and method are disclosed for allowing protection of larger areas than memory lines by monitoring accessed and dirty bits in page tables. More specifically, in some embodiments, a second...
US20120110271 MECHANISM TO SPEED-UP MULTITHREADED EXECUTION BY REGISTER FILE WRITE PORT REALLOCATION  
Various systems and processes may be used to speed up multi-threaded execution. In certain implementations, a system and process may include the ability to write results of a first group of...
US20090043969 Semiconductor memory devices that are resistant to power attacks and methods of operating semiconductor memory devices that are resistant to power attacks  
A semiconductor memory device according to some embodiments includes a random converter that receives data and address information including a start address value and an end address value of the...
US20080222365 Managed Memory System  
A managed memory system is provided. More specifically, in one embodiment, there is provided a system including a memory device and a switch coupled to the memory device. The switch has at least a...