Match Document Document Title
US20120011181 DECIMAL FLOATING-POINT FUSED MULTIPLY-ADD UNIT  
A decimal floating-point Fused-Multiply-Add (FMA) unit that performs the operation of ±(A×B)±C on decimal floating-point operands. The decimal floating-point FMA unit executes the multiplication...
US20140046996 UNIFIED COMPUTATION SYSTEMS AND METHODS FOR ITERATIVE MULTIPLICATION AND DIVISION, EFFICIENT OVERFLOW DETECTION SYSTEMS AND METHODS FOR INTEGER DIVISION, AND TREE-BASED ADDITION SYSTEMS AND METHODS FOR SINGLE-CYCLE MULTIPLICATION  
A unified computation unit for iterative multiplication and division may include an architecture having a unified integer iterative multiplication and division circuit. A method may include a...
US20120233234 SYSTEM AND METHOD OF BYPASSING UNROUNDED RESULTS IN A MULTIPLY-ADD PIPELINE UNIT  
A processing unit, system, and method for performing a multiply operation in a multiply-add pipeline. To reduce the pipeline latency, the unrounded result of a multiply-add operation is bypassed...
US20120011182 DECIMAL FLOATING-POINT SQUARE-ROOT UNIT USING NEWTON-RAPHSON ITERATIONS  
A system including: an input processing unit configured to: extract a significant and a bias exponent from the decimal floating-point radicand; and calculate a normalized significand; a square...
US20150006597 Optimized Trotterization via Multi-Resolution Analysis  
Operators such as unitary operators common in quantum mechanical applications may be approximated by a Trotter-like approximation. An operator may be decomposed and terms of the operator may be...
US20110137969 APPARATUS AND CIRCUITS FOR SHARED FLOW GRAPH BASED DISCRETE COSINE TRANSFORM  
An apparatus and circuit for performing a discrete cosine transformation of input signals. A discrete cosine transformation (DCT) apparatus includes a forward adder-tree module, a first set of...
US20130173676 COMPRESSION OF SMALL STRINGS  
A method for compressing a set of small strings may include calculating n-gram frequencies for a plurality of n-grams over the set of small strings, selecting a subset of n-grams from the...
US20130138711 SHARED INTEGER, FLOATING POINT, POLYNOMIAL, AND VECTOR MULTIPLIER  
A multiplier for performing multiple types of multiplication including integer, floating point, vector, and polynomial multiplication. The multiplier includes a modified booth encoder within the...
US20140067894 OPERATIONS FOR EFFICIENT FLOATING POINT COMPUTATIONS  
Systems and methods for efficiently handling problematic corner cases in floating point operations without raising flags or exceptions. One or more floating point numbers that will generate a...
US20120110049 BINARY SEARCH PIPELINE  
Efficient hardware implementations of a binary search algorithm are provided.
US20120011185 ROUNDING UNIT FOR DECIMAL FLOATING-POINT DIVISION  
A method for performing a decimal floating-point division, including: receiving, by a decimal floating-point divider, a decimal floating-point dividend and a decimal floating-point divisor;...
US20140280408 METHOD AND SYSTEM OF IMPROVED GALOIS MULTIPLICATION  
Embodiments of the invention include an apparatus for performing Galois multiplication using an enhanced Galois table. Galois multiplication may include converting a first and second multiplicand...
US20130024487 METHODS AND SYSTEMS FOR PARSING AND INTERPRETATION OF MATHEMATICAL STATEMENTS  
Methods, systems, and devices are described that provide for entry of hybrid mathematical and natural language statements in a mathematical notation friendly language and system for a rigorous yet...
US20130246493 SYSTEMS AND METHODS FOR WAVEFRONT ANALYSIS OVER CIRCULAR AND NONCIRCULAR PUPILS  
Systems, methods, and software for determining a set of analytical or numerical polynomials that is orthonormal over circular or noncircular pupils are described. Closed-form orthonormal...
US20130091189 Single datapath floating point implementation of RCP, SQRT, EXP and LOG functions and a low latency RCP based on the same techniques  
Methods and apparatus is provided for computing mathematical functions comprising a single pipeline for performing a polynomial approximation (e.g. a quadratic polynomial approximation, or the...
US20110145171 CONVERTING A COMPUTATIONAL FORMULA INTO EXECUTABLE CODE  
This method of converting a computational formula having been acquired in the form of a tree structure containing at least one node associated with a parameterized conditional branching operation...
US20110093518 NEAR OPTIMAL CONFIGURABLE ADDER TREE FOR ARBITRARY SHAPED 2D BLOCK SUM OF ABSOLUTE DIFFERENCES (SAD) CALCULATION ENGINE  
Embodiments of a near optimal configurable adder tree for arbitrary shaped 2D block sum of absolute differences (SAD) calculation engine are generally described herein. Other embodiments may be...
US20150081754 NUMERICAL ALGORITHM FOR NTH ROOT  
Presently a direct analytical method, vide the Babylonian method developed in 1800 B.C., is available for the digit-by-digit extraction of the square root of a given positive real number. To...
US20130346462 INTERCONNECTED ARITHMETIC LOGIC UNITS  
An arithmetic logic stage in a graphics pipeline includes a number of arithmetic logic units (ALUs). The ALUs each include, for example, a multiplier and an adder. The ALUs are interconnected by...
US20120124112 Portable Electronic Financial Calculator and Method of Calculating Financial Information  
The present invention relates to a user-friendly, portable electronic financial calculator for automatically calculating information pertaining to savings and loans, and a method for calculating...
US20100185972 PORTABLE DEVICE FOR POOL OPERATION MANAGEMENT  
The present invention relates to a portable device for pool operation management. The portable device can be used for determining basic mathematical calculations, pool surface area, pool volume,...
US20130246495 Quantum Arithmetic On Two-Dimensional Quantum Architectures  
2D nearest-neighbor quantum architectures for Shor's factoring algorithm may be accomplished using the form of three arithmetic building blocks: modular addition using Gossett's carry-save...
US20110131266 Decimal Floating Point Multiplier and Design Structure  
Several implementations and a design structure for decimal multiplication that uses a BCD 4221 encoding scheme, separate accumulation of partial products, accumulation of the partial products into...
US20110185002 DEFINITION OF UNIVERSAL CONSTANTS BY POSITIVE INTEGERS  
A method is given to facilitate discovery of the positive integers which may be the numerator and denominator which form the basis of some universal constants. Solutions are given for both π, the...
US20120158808 METHOD FOR OPTIMIZATION OF MEASUREMENT STANDARD AND INDUSTRIAL ENGINEERING CALCULATION METHOD USING THE SAME  
Measurement standards are optimized via the unification of measurement unit of physical properties into dimensionless numbers. There is an invariance equations governing natural phenomena, and is...
US20140040337 DEVICE AND METHOD FOR MAINTENANCE FILTERING ON A FLOW OF CODED INPUTS/OUTPUTS  
A method and a device for maintenance filtering to process a flow of m coded incoming messages Esj each with nj Inputs/Outputs esi,j, a checksum ΣSesi,j of signatures Sesi,j, and a date dj....
US20120239719 Floating-Point Addition Acceleration  
Embodiments of the present invention generate a normalized floating-point sum from at least two floating-point addends. The mantissa of an un-normalized floating-point sum is generated. A pointer...
US20130080494 ARITHMETIC DEVICE AND DATABASE  
An arithmetic device includes a database that stores a first indicator representing a base unit included in a unit system being assigned with a prime number other than a prime factor of a prefix,...
US20140067895 MICROARCHITECTURE FOR FLOATING POINT FUSED MULTIPLY-ADD WITH EXPONENT SCALING  
Systems and methods for implementing a floating point fused multiply and accumulate with scaling (FMASc) operation. A floating point unit receives input multiplier, multiplicand, addend, and...
US20120311008 SMART ROUNDING SUPPORTING PSYCHOLOGICAL PRICING  
Pricing values may be automatically computed by converting a base price with a predefined price ending based on predetermined rounding rules. A base price may be adjusted employing a rounding...
US20130022155 ENHANCED LATTICE REDUCTION SYSTEMS AND METHODS  
An exemplary embodiment of the present invention provides a lattice reduction method comprising obtaining a preliminary estimate of a transformation matrix, generating a covariance matrix based on...
US20120236968 ENHANCED LATTICE REDUCTION SYSTEMS AND METHODS  
An exemplary embodiment of the present invention provides a lattice reduction method comprising obtaining a preliminary estimate of a transformation matrix, generating a covariance matrix based on...
US20100121898 Floating-point fused dot-product unit  
In an embodiment, a dot-product unit to perform single-precision floating-point product and addition operations is disclosed that includes a first multiplier tree unit adapted to multiply first...
US20110137967 DISPLAY CONFIGURATION FOR MULTIMODE ELECTRONIC CALIPERS HAVING A RATIOMETRIC MEASUREMENT MODE  
A multimode electronic measuring instrument is provided that includes a ratiometric mode of operation. During the ratiometric mode, a desired dimension is established as a stored reference...
US20130007077 COMPRESSION OF FLOATING-POINT DATA  
Compression of exponents, mantissas and signs of floating-point numbers is described. Differences between exponents are encoded by exponent tokens selected from a code table. The mantissa is...
US20140136587 FLOATING POINT MULTIPLY-ADD UNIT WITH DENORMAL NUMBER SUPPORT  
The present application provides a method and apparatus for supporting denormal numbers in a floating point multiply-add unit (FMAC). One embodiment of the FMAC is configurable to add a product of...
US20150039664 SOLVING A GATE-SIZING OPTIMIZATION PROBLEM USING A CONSTRAINTS SOLVER  
Systems and techniques are described for solving a gate-sizing optimization problem using a constraints solver. Some embodiments can create a constraints problem based on a gate-sizing...
US20120259902 DETERMINING LYAPUNOV EXPONENTS  
Systems and methods for calculating the Lyapunov exponent of a chaotic system are described. In one particular embodiment, a Lyapunov exponent calculating method includes obtaining a value...
US20140285493 METHOD AND APPARATUS TO DISPLAY THE TIME OF DAY AS A MATHEMATICAL EXPRESSION  
A method of showing the time of day by displaying a mathematical expression. A display capable of showing numbers, letters, and other characters is used. A plurality of numbers in conjunction with...
US20120066088 INTERACTIVE JOB CHART  
A machine for tracking job completion is disclosed. The machine for tracking job completion includes a software program that users can execute. Users are classified as either parents or children....
US20130191432 DYNAMIC RANGE ADJUSTING FLOATING POINT EXECUTION UNIT  
A floating point execution unit is capable of selectively repurposing a subset of the significand bits in a floating point value for use as additional exponent bits to dynamically provide an...
US20120047194 COMPARING DATA SAMPLES REPRESENTED BY CHARACTERISTIC FUNCTIONS  
According to certain embodiments, a first characteristic function representing a first set of samples and a second characteristic function representing a second set of samples are generated. The...
US20130282780 Method and Apparatus to Perform Floating Point Operations  
A method of subtracting floating-point numbers includes determining whether a first sign associated with a first floating-point number is unequal to a second sign associated with a second...
US20120102081 LOW-LATENCY ARC-TANGENT CALCULATION STRUCTURE AND CALCULATION METHOD THEREOF  
The present invention provides a low-latency arc-tangent calculation structure and a calculation method thereof. The arc-tangent calculation structure comprises two lookup tables, a subtractor, a...
US20140297708 Fast Quantum and Classical Phase Estimation  
A quantum phase estimator may include at least one phase gate, at least one controlled unitary gate, and at least one measurement device. The quantum phase estimator receives at least one...
US20150199175 Systems and Methods for Performing Randomness and Pseudorandomness Generation, Testing, and Related Cryptographic Techniques  
Random numbers have been one of the most useful objects in statistics, computer science, cryptography, modeling, simulation, and other applications though it is very difficult to construct true...
US20100318413 ALLOCATION OF INTERNET ADVERTISING INVENTORY  
A method for determining a price of a contract for booking advertising space in a networked environment includes receiving, via a web server, a request to book a number of impressions from...
US20100191793 Symbolic Computation Using Tree-Structured Mathematical Expressions  
A method for performing symbolic computations on a mathematical expression. The mathematical expression may be converted to a tree structure having one or more parent nodes and one or more child...
US20140222884 OPTIMIZING FIXED POINT DIVIDE  
Systems, apparatus and methods are described related to optimizing fixed point divide.
US20130110899 DISTRIBUTED PROCESSING SYSTEM AND METHOD FOR DISCRETE LOGARITHM CALCULATION  
Distributed processing system and method for discrete logarithm calculation. The speed and resource efficiency of discrete logarithm calculation may be improved by allowing a plurality of...