Match Document Document Title
US20110055301 ALIGNMENT OF MULTIPLE LIQUID CHROMATOGRAPHY-MASS SPECTROMETRY RUNS  
The problem of aligning multiple liquid chromatography mass spectrometry (LC-MS) runs to a common reference time frame is solved to facilitate comparison among LC-MS runs. The alignment of...
US20150248374 TWIDDLE FACTOR GENERATION  
Systems and methods for generating twiddle factors are described herein according to various embodiments of the present disclosure. In one embodiment, a method for twiddle factor generation...
US20130282779 DECIMAL FLOATING-POINT ADDER WITH LEADING ZERO ANTICIPATION  
A decimal floating-point (DFP) adder includes a decimal leading-zero anticipator (LZA). The DFP adder receives DFP operands. Each operand includes a significand, an exponent, a sign bit and a...
US20100312812 Decimal Floating-Point Adder with Leading Zero Anticipation  
A decimal floating-point (DFP) adder includes a decimal leading-zero anticipator (LZA). The DFP adder receives DFP operands. Each operand includes a significand, an exponent, a sign bit and a...
US20110302229 CALCULATING LARGE PRECISION COMMON LOGARITHMS  
Techniques are disclosed for calculating large precision common logarithms. A common logarithm may be calculated using addition and/or subtraction of known logarithm values. Embodiments of the...
US20140129600 Interleaver Employing Quotient-Remainder Reordering  
A method of generating an interleaved symbol sequence location from a symbol location of a symbol sequence comprises determining the interleaved symbol location based on an interleaver sequence...
US20110289130 FFT COMPUTING APPARATUS AND POWER COMPUTING METHOD  
In an FFT computing apparatus, a computation-unit switching detection unit detects timing at which a complex multiplication is not being carried out in said butterfly computation of FFT...
US20120011187 PARALLEL REDUNDANT DECIMAL FUSED-MULTIPLY-ADD CIRCUIT  
A circuit for performing a floating-point fused-multiply-add (FMA) calculation of a×b±c. The circuit includes (i) a partial product generation module having (a) a multiples generator unit...
US20140280426 INFORMATION RETRIEVAL USING SPARSE MATRIX SKETCHING  
Embodiments of the invention include method of approximating a matrix of data using sparse matrices which includes receiving a first matrix and generating a second matrix based on the first matrix...
US20150199176 POWER SUPPLY FOR RING-OSCILLATOR BASED TRUE RANDOM NUMBER GENERATOR AND METHOD OF GENERATING TRUE RANDOM NUMBERS  
A true random number generator, a method of generating a true random number and a system incorporating the generator or the method. In one embodiment, the generator includes: (1) a ring oscillator...
US20130080489 SYSTEMS AND METHODS FOR DETERMINING RESPIRATION INFORMATION FROM A PHOTOPLETHYSMOGRAPH  
A patient monitoring system may receive a photoplethysmograph (PPG) signal including samples of a pulse waveform. A plurality of morphology metric signals may be generated from the PPG signal. The...
US20120078993 Reduced-Level Two's Complement Arithmetic Unit  
A processor includes a two's complement arithmetic unit that reduces a level of complexity in the critical path by eliminating the addition of the “1” to the carry in of the two's complement...
US20130110897 DIGITAL FILTER HAVING IMPROVED ATTENUATION CHARACTERISTICS  
A digital filter having improved attenuation characteristics is disclosed. The disclosed performs upsampling of model filter response by applying a sampling kernel scaled by a sampling constant....
US20130339414 SYSTEM AND METHOD TO COMPUTE NARROW BOUNDS ON A MODAL INTERVAL POLYNOMIAL FUNCTION  
A computer executable method of processing a representation of a modal interval polynomial is provided. A representation of a modal interval polynomial is generally provided as input, more...
US20120166503 METHOD FOR FULLY ADAPTIVE CALIBRATION OF A PREDICTION ERROR CODER  
Method for fully adaptive calibration of a prediction error coder, comprising a first step of initialization; a second step of reception and accumulation of block-size data samples wherein for...
US20100318592 Multiplicative Division Circuit With Reduced Area  
The technology is a division circuit with decreased circuit area. An embodiment includes an integrated circuit implementing multiplicative division of a dividend input and a divisor input. The...
US20140188966 Floating-point multiply-add unit using cascade design  
A floating-point fused multiply-add (FMA) unit embodied in an integrated circuit includes a multiplier circuit cascaded with an adder circuit to produce a result A*C+B. To decrease latency, the...
US20130246497 ADAPTIVE PRECISION ARITHMETIC UNIT FOR ERROR TOLERANT APPLICATIONS  
Two process-tolerant arithmetic circuit architectures are implemented to develop functional blocks for error-tolerant applications such as FIR filters and FFT blocks. The resulting blocks may...
US20110302228 Calculator with Dynamic Computation Environment  
A dynamic computational environment may create, in response to user input, a plurality of mathematical expressions. In the dynamic computational environment, a change made to any one of the...
US20140214910 Implementing Modified QR Decomposition in Hardware  
System and method for computing QR matrix decomposition and inverse matrix R−1. A circuit is configured to implement a QR decomposition of a matrix A into two matrices Q and R using a Modified...
US20140344320 METHOD FOR EVALUATING THE SOLUTION TO A MULTICRITERIA OPTIMIZATION PROBLEM  
Solving a multidimensional multicriteria optimization problem is difficult because the correlations and dependencies between solutions, target functions, and variation variables can be detected...
US20140207839 Spatial Arithmetic Method of Integer Factorization  
A computer system represents numbers as three-dimensional relations, which may be represented as collections of points in three-dimensional space. The three-dimensional representations may use...
US20150186111 ROUNDING INJECTION SCHEME FOR FLOATING-POINT TO INTEGER CONVERSION  
According to one general aspect, an apparatus may include a memory, a normalization engine, a lookup table, and an adder. The memory may be configured to store a floating-point number formatted in...
US20140082039 Interleaved Method for Parallel Implementation of the Fast Fourier Transform  
The present invention generally relates to a method for computing a Fast Fourier Transform (FFT). In one embodiment, the present invention relates to an interleaved method for computing a Fast...
US20120278374 Decimal Floating-Point Quantum Exception Detection  
A system and method for detecting decimal floating point data processing exceptions. A processor accepts at least one decimal floating point operand and performs a decimal floating point operation...
US20150039663 TRUST-TECH ENHANCED METHODS FOR SOLVING MIXED-INTEGER OPTIMIZATION PROBLEMS  
A dynamical method and system generate a global optimal solution to a mixed integer nonlinear programming (MINLP) problem, where a part or all of optimization variables of the MINLP problem are...
US20100299381 Algorithm for the Adaptive Infinite Impulse Response Filter  
A new method to adjust the parameters of an adaptive Infinite Impulse Response (IIR) filter is suggested. The method adjusts the set of parameters of the pole polynomial of the filter. The...
US20140067896 Universe has an End  
The “Big Bung!” was not at the beginning of Universe!
US20120084335 METHOD AND APPARATUS OF PROCESSING FLOATING POINT NUMBER  
A method and apparatus of processing floating point number(s) is provided. The method which processes a plurality of first floating point numbers each having a mantissa and an exponent includes:...
US20140075410 METHODS AND SYSTEMS FOR DETERMINING A FORMULA  
In a method to help a user determine a formula, (e.g., a fact, rule, or principle expressed in scientific, mathematical, technical, etc. symbols), a user may input an indication of the formula in...
US20110125466 Computer-Implemented Systems And Methods For Determining Steady-State Confidence Intervals  
Computer-implemented systems and methods for estimating confidence intervals for output generated from a computer simulation program that simulates a physical stochastic process. A plurality of...
US20140280430 Multiplier Circuit with Dynamic Energy Consumption Adjustment  
A fixed point multiplier that can be used in mobile computer systems operating under limited power constraints provides a trade-off between computational accuracy and energy consumption that may...
US20120179734 METHOD AND APPARATUS FOR DISCRETE COSINE TRANSFORM/INVERSE DISCRETE COSINE TRANSFORM  
Discrete cosine transform/inverse discrete cosine transform method and device are provided. The discrete cosine transform/inverse discrete cosine transform method includes: generating a table...
US20130046805 Precision Measurement of Waveforms Using Deconvolution and Windowing  
The invention consists of new ways of constructing a Measuring Matrices (MMs) including time deconvolution of Digital Fourier Transforms DFTs. Also, windowing functions specifically designed to...
US20130066933 METHOD AND APPARATUS FOR DERIVING COMPOSITE TIE METRIC FOR EDGE BETWEEN NODES OF A TELECOMMUNICATION CALL GRAPH  
A method for deriving a composite tie metric for an edge between nodes of a telecommunication call graph includes receiving descriptive data with original values for descriptive attributes...
US20110295921 Hybrid Greatest Common Divisor Calculator for Polynomials  
A hybrid greatest common divisor (GCD) calculator analyzes characteristics of polynomials and selects a particular GCD algorithm from multiple available GCD algorithms based on a combination of...
US20110160902 METHOD AND APPARATUS FOR PRODUCING CUSTOMIZED FOOD BLENDS FOR ANIMALS  
A method and apparatus for producing customized food blends for animals includes a food assembler that is in electrical connection with one or more computer systems that provide instructions and...
US20150019606 Method for evaluating an output of a random generator  
A method and an assemblage for checking an output of a random generator are presented. In the method, signatures that are respectively created from a sequence of sampled values are compared with...
US20150134715 Coordinates Conversion Method Of Conservative Physical Parameters From Latitude-Longitude Coordinates System To Rotated Cubed-Sphere Coordinates System And Hardware Device Performing The Same  
A method of converting coordinates of a physical quantity from a latitude-longitude coordinates system to a rotated cubed-sphere coordinates system is disclosed. The method is performed in a...
US20110191400 L1 Projections with Box Constraints  
Similarities between simplex projection with upper bounds and L1 projection are explored. Criteria for a-priori determination of sequence in which various constraints become active are derived,...
US20140337399 METHOD OF GENERATING RANDOM NUMBERS III  
A system and method of generating uniform and independent random numbers is given by comprising two distinct odd primes that give an odd integer and an even integer, together with by taking an...
US20130173683 Range Check Based Lookup Tables  
Mechanisms for utilizing a reduced lookup table circuit to perform an operation in a data processing device are provided. A first input value is input for selecting a subset of values from the...
US20130173681 Range Check Based Lookup Tables  
Mechanisms for utilizing a reduced lookup table circuit to perform an operation in a data processing device are provided. A first input value is input for selecting a subset of values from the...
US20120047193 LOCUS SMOOTHING METHOD  
The present invention discloses a locus smoothing method, comprising: generating multiple locus points by movement of an object; obtaining corresponding coordinates of the locus points;...
US20110029589 LOW POWER FIR FILTER IN MULTI-MAC ARCHITECTURE  
Embodiments of the invention are directed to system and method that enable relatively low power dissipation by scheduling operations of multiply accumulators chain of two or more multiply...
US20120290632 METHOD OF GENERATING RANDOM NUMBERS II  
A method of obtaining uniform and independent random numbers is given 1. by taking two distinct odd primes p1,p2 that give mutually coprime integers, an odd q1=(p1−1)/2 and an even q2=(p2−1)/2, to...
US20120331023 INTERACTIVE EXHIBITS  
Disclosed in one example is a method for providing an interactive exhibit to a user. The method may include creating plotting instructions for an interactive exhibit based on an exhibit...
US20120237025 DEVICE AND METHOD FOR DETERMINING AN INVERSE OF A VALUE RELATED TO A MODULUS  
A device for determining an inverse of an initial value related to a modulus, comprising a unit configured to process an iterative algorithm in a plurality of iterations, wherein an iteration...
US20050278407 Addressing type of asynchronous divider  
The present invention relates to an addressing type of asynchronous divider that uses addressing system, which enables an external circuit to receive a divisor and a dividend. Through the process...
US20110289131 MACHINE DIVISION  
Techniques are generally described that include methods, devices, systems and/or apparatus for dividing a numerator by a denominator. Some example methods may include selecting a first numerical...