Matches 1 - 50 out of 210 1 2 3 4 5 >


Match Document Document Title
US20110027977 DEPOSITION OF RUTHENIUM OR RUTHENIUM DIOXIDE  
Methods of forming ruthenium or ruthenium dioxide are provided. The methods may include using ruthenium tetraoxide (RuO4) as a ruthenium precursor. In some embodiments for forming ruthenium,...
US20110104480 TARGETS AND PROCESSES FOR FABRICATING SAME  
In one embodiment, the present disclosure provides a target or mold having one or more support arms coupled to a substrate. The support arm can be used in handling or positioning a target. In...
US20140084479 Integrated Circuit Formed Using Spacer-Like Copper Deposition  
A method of forming a semiconductor device includes depositing a metal spacer over a core supported by a first extremely low-k dielectric layer having metal contacts embedded therein, etching away...
US20110248412 CHIP IDENTIFICATION FOR ORGANIC LAMINATE PACKAGING AND METHODS OF MANUFACTURE  
A chip identification for organic laminate packaging and methods of manufacture is provided. The method includes forming a material on a wafer which comprises a plurality of chips. The method...
US20130241025 ELECTRONIC SYSTEM HAVING INCREASED COUPLING BY USING HORIZONTAL AND VERTICAL COMMUNICATION CHANNELS  
An embodiment of an electronic system may be provided so as to have superior coupling by implementing a communication mechanism that provides at least for horizontal communication for example, on...
US20110250725 METHOD OF FABRICATING GATE ELECTRODE USING A TREATED HARD MASK  
A method for fabricating an integrated device is disclosed. A polysilicon gate electrode layer is provided on a substrate. In an embodiment, a treatment is provided on the polysilicon gate...
US20130009328 ALIGNMENT MARK, SEMICONDUCTOR HAVING THE ALIGNMENT MARK, AND FABRICATING METHOD OF THE ALIGNMENT MARK  
An alignment mark with a sheet or a layer of copper, which is compatible with a copper process, is provided herein. In one embodiment, a whole sheet of copper (Cu) is used as a background of the...
US20090286384 Dishing-free gap-filling with multiple CMPs  
A method of forming an integrated circuit structure includes providing a semiconductor substrate; forming patterned features over the semiconductor substrate, wherein gaps are formed between the...
US20140008756 DEEP TRENCH HEAT SINK  
A method including providing a silicon-on-insulator (SOI) substrate including a SOI layer, a buried oxide layer, and a base layer; the buried oxide layer is located below the SOI layer and above...
US20110001114 PHASE CHANGE MEMORY CELL WITH SELF-ALIGNED VERTICAL HEATER AND LOW RESISTIVITY INTERFACE  
A low resistivity interface material is provided between a self-aligned vertical heater element and a contact region of a selection device. A phase change chalcogenide material is deposited...
US20100219456 FORMING INTEGRATED CIRCUITS WITH REPLACEMENT METAL GATE ELECTRODES  
In a metal gate replacement process, a stack of at least two polysilicon layers or other materials may be formed. Sidewall spacers may be formed on the stack. The stack may then be planarized....
US20110250742 CONTROLLING WARPING IN INTEGRATED CIRCUIT DEVICES  
Techniques for integrated circuit device fabrication are provided. In one aspect, an integrated circuit device comprises a base, at least one die attached to the base, and a counterbalancing layer...
US20070148349 SHOWERHEAD, FILM FORMING APPARATUS INCLUDING SHOWERHEAD AND METHOD FOR MANUFACTURING FERROELECTRIC FILM  
A showerhead used for forming a ferroelectric film includes: a first gas chamber that is charged with a first gas including at least a metal element composing the ferroelectric film; a second gas...
US20110193657 Resonance Filter Having Low Loss  
The invention relates to a resonance filter (1) made of silicon for use in the micrometer and millimeter wave length range. Accordingly, a resonance filter having low loss and a high Q-factor is...
US20100072472 Nanostructures With 0, 1, 2, and 3 Dimensions, With Negative Differential Resistance and Method for Making These Nanostructures  
Nanostructures with 0, 1, 2 and 3 dimensions, with negative differential resistance and method for making these nanostructures. A nanostructure according to the invention may notably be used in...
US20090173991 METHODS FOR FORMING RHODIUM-BASED CHARGE TRAPS AND APPARATUS INCLUDING RHODIUM-BASED CHARGE TRAPS  
Isolated conductive nanoparticles on a dielectric layer and methods of fabricating such isolated conductive nanoparticles provide charge traps in electronic structures for use in a wide range of...
US20090176372 CHEMICAL MECHANICAL POLISHING SLURRY AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD  
A chemical mechanical polishing slurry includes at least one water-soluble polymer selected from a group consisting of polyacrylic acid, polymethacrylic acid and a salt thereof each having a...
US20100155901 FABRICATING A GALLIUM NITRIDE LAYER WITH DIAMOND LAYERS  
In one aspect, a method includes fabricating a gallium nitride (GaN) layer with a first diamond layer having a first thermal conductivity and a second diamond layer having a second thermal...
US20080253167 Integrated Circuit, Method of Operating an Integrated Circuit, Method of Manufacturing an Integrated Circuit, Active Element, Memory Module, and Computing System  
According to one embodiment of the present invention, an active element includes a reactive electrode, an inert electrode and a solid electrolyte disposed between the reactive electrode and the...
US20150262908 HEAT PIPE AND METHOD OF MANUFACTURING THE SAME  
A method of manufacturing a heat pipe, including the steps of: forming in a substrate a cylindrical opening provided with a plurality of ring-shaped recessed radially extending around a central...
US20130065383 Fabrication methods for T-gate and inverted L-gate structure for high frequency devices and circuits  
In high frequency circuits, the switching speed of devices is often limited by the series resistance and capacitance across the input terminals. To reduce the resistance and capacitance, the...
US20100090714 SENSING CIRCUIT FOR DEVICES WITH PROTECTIVE COATING  
An integrated circuit has an inhomogeneous protective layer or coating over a circuit to be protected, and a sensing circuit (80) arranged to sense a first impedance of a part of the protective...
US20070015350 METHODS OF MANUFACTURING CARBON NANOTUBES  
An optical antenna collects, modifies and emits energy at light wavelengths. Linear conductors sized to correspond to the light wavelengths are used. Nonlinear junctions of small dimension are...
US20150243510 METHOD FOR CONTROLLING THE PROFILE OF AN ETCHED METALLIC LAYER  
An ashing chemistry employing a combination of Cl2 and N2 is provided, which removes residual material from sidewalls of a patterned metallic hard mask layer without residue such that the...
US20150087141 METHOD OF MANUFACTURING METAL GRATING  
A method for making a metal grating is provided. The method includes providing a substrate, applying a metal layer on a surface of the substrate, forming a number of protrusions spaced from each...
US20080233724 RECYCLING OF ELECTROCHEMICAL-MECHANICAL PLANARIZATION (ECMP) SLURRIES/ELECTROLYTES  
A method, process and system for the recycling of electrochemical-mechanical planarization slurries/electrolytes as they are used in the back end of line of the semiconductor wafer manufacturing...
US20090294809 REDUCTION OF METAL SILICIDE DIFFUSION IN A SEMICONDUCTOR DEVICE BY PROTECTING SIDEWALLS OF AN ACTIVE REGION  
By protecting sidewall portions of active semiconductor regions during a silicidation process, the probability of creating nickel silicide pipes may be reduced. Consequently, yield losses caused...
US20100052112 Printable, Flexible and Stretchable Diamond for Thermal Management  
Various heat-sinked components and methods of making heat-sinked components are disclosed where diamond in thermal contact with one or more heat-generating components are capable of dissipating...
US20080132050 Deposition process for graded cobalt barrier layers  
A method for forming a graded cobalt-containing barrier layer comprises forming a cobalt nitride layer on a semiconductor substrate in a reactor, wherein the semiconductor substrate includes a...
US20100006921 SEMICONDUCTOR MEMORY, SEMICONDUCTOR MEMORY SYSTEM USING THE SAME, AND METHOD FOR PRODUCING QUANTUM DOTS APPLIED TO SEMICONDUCTOR MEMORY  
A semiconductor memory includes a composite floating structure where an insulation film is formed on a semiconductor substrate, Si-based quantum dots covered with an extremely thin Si oxide film...
US20120145997 PRODUCTION OF VERTICAL ARRAYS OF SMALL DIAMETER SINGLE-WALLED CARBON NANOTUBES  
A hot filament chemical vapor deposition method has been developed to grow at least one vertical single-walled carbon nanotube (SWNT). In general, various embodiments of the present invention...
US20120153358 INTEGRATED HEAT PILLAR FOR HOT REGION COOLING IN AN INTEGRATED CIRCUIT  
The thermal energy transfer techniques of the disclosed embodiments utilize passive thermal energy transfer techniques to reduce undesirable side effects of trapped thermal energy at the circuit...
US20110089484 METHOD AND SYSTEM FOR METAL GATE FORMATION WITH WIDER METAL GATE FILL MARGIN  
A method includes providing a semiconductor substrate having a gate trench and depositing a metal layer, using a physical vapor deposition (PVD) process, over the substrate to partially fill the...
US20090315020 Diodes, and Methods of Forming Diodes  
Some embodiments include methods of forming diodes in which a first electrode is formed to have a pedestal extending upwardly from a base. At least one layer is deposited along an undulating...
US20110062408 PROGRAMMABLE METALLIZATION CELL STRUCTURE INCLUDING AN INTEGRATED DIODE, DEVICE INCLUDING THE STRUCTURE, AND METHOD OF FORMING SAME  
A microelectronic programmable structure suitable for storing information and array including the structure and methods of forming and programming the structure are disclosed. The programmable...
US20100090221 DISTORTION TOLERANT PROCESSING  
A method of manufacturing an integrated circuit (IC) for driving a flexible display includes depositing a pattern of spatially non-repetitive features in a first layer on a flexible substrate,...
US20080217670 Methods of manufacturing a semiconductor device; method of manufacturing a memory cell; semiconductor device; semiconductor processing device; integrated circuit having a memory cell  
Methods of manufacturing a semiconductor device, a method of manufacturing a memory cell, a semiconductor device, a semiconductor processing device, and a memory cell, are provided. In one...
US20100010601 Self-Aligning Latch-up Mechanism in Out of Plane Silicon Microelectrode Arrays  
The present invention provides microelectrode array stabilizing devices and associated methods. A microelectrode array stabilizing device includes a first microelectrode array substrate having a...
US20110104828 METHOD FOR MAKING MICROSTRUCTURES BY CONVERTING POROUS SILICON INTO POROUS METAL OR CERAMICS  
A method for making a micro structure (100) is proposed. The method starts with the step of providing a silicon substrate (102), which has a main surface. A porous silicon layer (103)—extending...
US20070232040 METHOD FOR REDUCING CARBON MONOXIDE POISONING IN A THIN FILM DEPOSITION SYSTEM  
A method for introducing a precursor vapor to a process chamber configured for forming a thin film on a substrate is described. The method includes transporting a process gas containing metal...
US20060172517 Method for plasma-enhanced physical vapor deposition of copper with RF source power applied to the target  
A method of performing physical vapor deposition of copper onto an integrated circuit in a vacuum chamber of a plasma reactor, includes providing a copper target near a ceiling of the chamber,...
US20130062789 MANUFACTURING A FILLING OF A GAP REGION  
A method of manufacturing a filling of a gap region. The method includes the steps of: applying a carrier fluid and filler particles in a gap region between a first surface and a second surface;...
US20120049333 Hybrid Multilayer Substrate  
A hybrid multilayer substrate in an electronic package. The substrate includes a first portion having m layers and a second portion having n layers such that m is less than n. The first portion...
US20050095829 Housing unit and exposure method using the same  
A housing unit used to feed an object from a first atmosphere to a second atmosphere different from the first atmosphere includes a support member for supporting the object via a contact surface...
US20150187675 METHODS AND APPARATUS FOR DISSIPATING HEAT FROM A DIE ASSEMBLY  
An embodiment of a method facilitates heat dissipation from a die assembly. The method includes removing material from a first side of a die of the die assembly to create a set of recesses in the...
US20140187012 CUSTOMIZED SHIELD PLATE FOR A FIELD EFFECT TRANSISTOR  
A customized shield plate field effect transistor (FET) includes a semiconductor layer, a gate dielectric, a gate electrode, and at least one customized shield plate. The shield plate includes a...
US20070111490 Mask blank, mask blank manufacturing method, transfer mask manufacturing method, and semiconductor device manufacturing method  
In the photomask blank 100, which is an original plate of a transfer mask having a transfer pattern to be transferred to the body to be subjected to transfer on the substrate 10, the photomask...
US20050098906 Source gas flow control and CVD using same  
A source-gas supply apparatus for supplying a source gas into a CVD reactor includes: a reservoir for storing a liquid material; a gas flow path connected the reservoir and the CVD reactor; a...
US20100173478 CONCENTRIC GATE NANOTUBE TRANSISTOR DEVICES  
Single-walled carbon nanotube transistor devices, and associated methods of making such devices include a porous structure for the single-walled carbon nanotubes. The porous structure may be...
US20080237546 Method of making semiconductor nanocrystal composites  
A semiconductor nanocrystal composite comprising a semiconductor nanocrystal composition dispersed in an inorganic matrix material and a method of making same are provided. The method includes...

Matches 1 - 50 out of 210 1 2 3 4 5 >