|
Match
|
Document |
Document Title |
|
|
US20120256676 |
MIXER CIRCUIT
A driver circuit for supplying a drive signal to a mixer circuit comprising a first and second circuit branch and an operational amplifier. The first circuit branch receives an input signal and a...
|
|
|
US20110080191 |
System and Method for Clock-Synchronized Triangular Waveform Generation
A triangular waveform generator is converted to a free running oscillator controlled by a calibration code. The free running oscillator can be synchronized to an external clock signal by comparing...
|
|
|
US20110006849 |
HARMONIC REJECTION MIXER AND HARMONIC REJECTION MIXING METHOD
Provided are a harmonic rejection mixer and a harmonic rejection mixing method. A plurality of oscillator signals having a ⅓ duty cycle and uniform phase differences may be generated and a d...
|
|
|
US20120062293 |
INJECTION-LOCKED PHASE-LOCKED LOOP WITH A SELF-ALIGNED INJECTION WINDOW
An injection-locked phase-locked loop (ILPLL) with a self-aligned injection window is disclosed. In the ILPLL, a phase detector is provided to detect a phase difference between a pair of...
|
|
|
US20120268185 |
COMPARATOR WITH ADAPTIVE TIMING
An adaptive delay device that provides a delay to a signal based on circuit conditions such as temperature, supply voltage values and/or fabrication processes. The adaptive delay device may respond...
|
|
|
US20120161828 |
Clock Generating Circuit and Clock Generating Method
A clock generation circuit is provided, having a bandgap reference circuit, a frequency controlled resistor, a comparison circuit and a voltage controlled oscillator. The bandgap reference circuit...
|
|
|
US20110025379 |
LATCHED COMPARATOR AND METHODS THEREFOR
A compare cycle of a comparator includes a precharge phase and a compare phase. During the precharge phase, a node of the comparator is precharged to a defined voltage. In addition, during the...
|
|
|
US20110012643 |
APPARATUS AND METHOD FOR TESTING SENSE AMPLIFIER THRESHOLDS ON AN INTEGRATED CIRCUIT
An apparatus and method for testing sense amplifier threshold voltages on an integrated circuit includes one or more sense amplifier modules each including a number of sense amplifier circuits, a...
|
|
|
US20120056766 |
NON-LINEARITY CORRECTION THAT IS INDEPENDENT OF INPUT COMMON MODE, TEMPERATURE VARIATION, AND PROCESS VARIATION
In pipeline analog-to-digital converters (ADCs) the third harmonic can degrade the performance of the ADC, and conventional circuits that attempt to cancel this third harmonic are oftentimes...
|
|
|
US20100019828 |
ANALOG MULTIPLEXER WITH INSULATION POWER SUPPLY
An analog multiplexer with an insulated power supply includes: an analog signal transformer receiving an analog signal input in its primary winding via an FET, and ON/OFF driving the FET to...
|
|
|
US20130027093 |
PLL
One embodiment provides a phase-locked loop (PLL), in which a sequencer controls a loop filter such that, when a signal indicating turning-off of a power supply of the PLL is input thereto, or when...
|
|
|
US20130113541 |
LOW POWER LEVEL SHIFTER WITH OUTPUT SWING CONTROL
A level shifter comprising a first driver transistor receiving an input signal. A gate-controlled transistor coupled to the first driver transistor. A second driver transistor coupled to the gate...
|
|
|
US20110012853 |
TOUCH PANEL
A touch panel includes a sensing layer, which has a plurality of sensing lines extending along a first direction and arranged in a row along a second direction. Each of the sensing lines...
|
|
|
US20110227623 |
DUTY CYCLE CORRECTING CIRCUIT AND DUTY CYCLE CORRECTING METHOD
A duty cycle correcting circuit includes a first duty ratio correcting unit that widens a high-level period of an input clock in response to a detection signal, thereby correcting a duty ratio of...
|
|
|
US20090072883 |
Operating Panel Arrangement for Domestic Appliances and Method For Manufacturing An Operating Panel Arrangement
The invention relates to an operating panel arrangement, in particular for domestic appliances such as washing machines and tumble dryers. An operating panel has formed on its outside actuating...
|
|
|
US20120249213 |
ALTERNATE POWER GATING ENABLEMENT
Structures and methods for implementing alternating power gating in integrated circuits. A semiconductor structure includes a power gated circuit including a group of power gate switches and an...
|
|
|
US20090251201 |
Multi-level anti-fuse and methods of operating and fabricating the same
Provided may be a multi-level anti-fuse and methods of fabricating and operating the same. The multi-level anti-fuse may include at least three anti-fuses having a plurality of anti-fuses connected...
|
|
|
US20130106484 |
REGULATED POWER SUPPLY VOLTAGE FOR DIGITAL CIRCUITS
An integrated circuit (IC) includes a sensing circuit that outputs a sense signal. An external power supply may receive the sense signal and adjust a power supply voltage to the IC. The sensing...
|
|
|
US20120286826 |
Switching Power Converter Input Voltage Approximate Zero Crossing Determination
In at least one embodiment, the controller senses a leading edge, phase cut AC input voltage value to a switching power converter during a cycle of the AC input voltage. The controller senses the...
|
|
|
US20130038387 |
Detector Circuit
A detector circuit can be used for determining the reflection coefficients of HF signals in a signal path. The detector circuit includes a bidirectional hybrid coupler, logarithmic amplifiers...
|
|
|
US20120049911 |
Clock Generation Circuit
A clock generation circuit includes a first divider, a loop unit that has a second divider and generates an output clock which is in phase synchronization with a reference clock of the first...
|
|
|
US20110057702 |
CHANGING AN OPERATING PERFORMANCE POINT
A method of changing an operating performance point of an integrated circuit including detecting a need to change the operating performance point of the integrated circuit to a new operating...
|
|
|
US20120212263 |
WAVEFORM GENERATION CIRCUIT
Waveform generation circuits are provided. A waveform generation circuit includes a waveform generation block configured to generate a waveform signal corresponding to a driving control signal, and...
|
|
|
US20120313684 |
WIDE RANGE LEVEL SHIFT SYSTEM
A wide range level shift system receives an input signal with a first voltage level and a second voltage level. The wide range level shift system transforms the input signal to an output signal...
|
|
|
US20120133409 |
DELAY CIRCUIT AND SCHEDULE CONTROLLER EMPLOYING THE SAME
A delay circuit used in a schedule controller includes a voltage detection unit, a timer, and a first electronic switch. The voltage detection unit receives an input voltage and compares the input...
|
|
|
US20120117410 |
POWER ON RESET CIRCUIT
Embodiments may disclose a power on reset circuit, which includes: a current mirror connected to a power node, the power node receiving a variable power supply voltage, the current mirror being...
|
|
|
US20120212259 |
COMPARATOR OF A DIFFERENCE OF INPUT VOLTAGES WITH AT LEAST A THRESHOLD
A comparator is configured to generate an output voltage representing the comparison between the absolute value of the difference between two input voltages with an adjustable reference voltage....
|
|
|
US20080061851 |
DELAY LOCKED LOOP CIRCUIT CAPABLE OF REDUCING BANG-BANG JITTER
A delay locked loop circuit is provided that can reduce bang-bang jitter in the circuit. In one embodiment, the delay locked loop circuit includes a phase detector, a first detection unit, a second...
|
|
|
US20120007660 |
Bias Current Generator
A bias current generator comprising at least one field effect transistor operating as a current source or sink, a capacitive store for storing a first control voltage, and a first switch for...
|
|
|
US20130009675 |
GATE DRIVER
A gate driver of a switching element Q1 includes transistors Q2 and Q3 that are totem-pole-connected to both ends of a DC power source Vcc1, transistors Q4 and Q5 that are totem-pole-connected to...
|
|
|
US20120223748 |
CIRCUIT AND METHOD FOR APPLYING A THREE PHASE POWER SOURCE TO A THREE PHASE LOAD
A circuit and method of applying a three phase power source to a load such that each phase is applied to the load in a manner, such as a predetermined sequence, so as to reduce the electromagnetic...
|
|
|
US20110102021 |
Differential Hysteresis Comparator Circuits and Methods
A comparator circuit for providing hysteresis comprises first and second differentially coupled transistors. The first of the differentially coupled transistors provides drain current to first and...
|
|
|
US20130002615 |
STAGE CIRCUIT AND SCAN DRIVER USING THE SAME
A stage circuit includes a progressive driver and a concurrent driver, and a scan driver includes a plurality of stage circuits that are capable of supplying a scan signal to scan lines...
|
|
|
US20130002307 |
STAGE CIRCUIT AND SCAN DRIVER USING THE SAME
A stage circuit and a scan driver using the same that is capable of concurrently (e.g., simultaneously) or progressively supplying a scan signal to a plurality of scan lines. The stage circuit...
|
|
|
US20110267133 |
CURRENT GENERATING CIRCUIT
A current generating circuit including a current mirror, an impedance device, a first voltage generating portion and a second voltage generating portion. The current mirror has a current output leg...
|
|
|
US20110032002 |
DEVICES AND METHODS FOR A THRESHOLD VOLTAGE DIFFERENCE COMPENSATED SENSE AMPLIFIER
Embodiments are described for a voltage compensated sense amplifier. One such sense amplifier includes a pair of digit line nodes respectively coupled to a pair of transistors. A first pair of...
|
|
|
US20120249303 |
SUBSET SELECTION OF RFID TAGS USING LIGHT
Methods and apparatuses for selecting a subset of RFID tags are provided in some embodiments. These methods and apparatuses utilize the susceptibility to light by persistent nodes found in passive...
|
|
|
US20110304360 |
DIODE CIRCUIT
The present invention introduces a diode circuit which achieves ideal diode characteristics which observe an enough reverse breakdown voltage, and whose forward voltage is nearly 0 V. An active...
|
|
|
US20120286838 |
DELAY LINE CIRCUIT AND PHASE INTERPOLATION MODULE THEREOF
A phase interpolation module comprising a first, second, and third phase interpolation units is proposed. Each of the first, second, and third phase interpolation units comprises a first through...
|
|
|
US20120013395 |
Internal Voltage Generation Circuit
An internal voltage generation circuit includes a driving control signal generation unit configured to receive a temperature signal enabled when the internal temperature is below a preset...
|
|
|
US20100321037 |
CONFIGURABLE VOLTAGE REGULATOR
A configurable semiconductor includes N terminals adapted to be connected to at least one of T external impedances. N is an integer greater than zero and T is an integer greater than one. The T...
|
|
|
US20110025391 |
Methods and Systems for Measuring and Reducing Clock Skew
A technique for a delay measurement system to measure the skews in a clock distribution network is presented. It uses the principle of sub-sampling to measure and amplify small clock skews and...
|
|
|
US20120146699 |
RF SYSTEM HAVING INTERMODULATION SUPPRESSION BRANCHES
An RF system for suppressing third-order intermodulation (IM3) products is disclosed. The RF system is made up of a plurality of branches coupled in parallel. Each of the plurality of branches...
|
|
|
US20100327937 |
CONFIGURABLE PULSE GENERATOR
The described embodiments provide a circuit that can be configured as a pulse generator or as an oscillator. The circuit includes a pulse generator circuit and a test circuit that is coupled to the...
|
|
|
US20130049825 |
3D INTEGRATED CIRCUIT STACK-WIDE SYNCHRONIZATION CIRCUIT
There is provided a synchronization circuit for a 3D chip stack having multiple circuits and multiple strata interconnected using a first and a second stack-wide broadcast connection chain. The...
|
|
|
US20120008443 |
IMPLEMENTING SMART SWITCHED DECOUPLING CAPACITORS TO EFFICIENTLY REDUCE POWER SUPPLY NOISE
A method and circuit are provided for implementing smart switched decoupling capacitors to efficiently reduce power supply noise in a logic circuit, and a design structure on which the subject...
|
|
|
US20050156644 |
Power converter circuitry and method
A control system and method for simultaneously regulating the operation of a plurality of different types of switching power converters. The system utilizes in regulating the power converters...
|
|
|
US20110187414 |
PBTI TOLERANT CIRCUIT DESIGN
In an embodiment related to a sense amplifier, the sense amplifier includes a cross latch includes a pair of nodes, a first pair of transistors, a second pair of transistors, a third node, and a...
|
|
|
US20130033295 |
CLOCK PHASE COMPENSATION FOR ADJUSTED VOLTAGE CIRCUITS
Clock phases of clock signals in a dual clock tree are adjusted to compensate for variances in propagation delays of buffers in the clock tree. A first input clock and a second input clock are...
|
|
|
US20110140744 |
FLEXIBLE ELECTRONIC CIRCUITS AND DISPLAYS
A backplane for use in an electro-optic display comprises a patterned metal foil having a plurality of apertures extending therethrough, coated on at least side with an insulating polymeric...
|