|
Match
|
Document |
Document Title |
|
|
US20090315589 |
ADJUSTING METHOD AND CIRCUIT USING THE SAME
A method adjusts driving ability of an output buffer. The output buffer has multiple driving ability classes. The method includes the following steps. First, the driving ability of the output...
|
|
|
US20090309820 |
GATE DRIVER AND DISPLAY PANEL UTILIZING THE SAME
A gate driver including a shift register, a level shifter, an output buffer, and a processing unit. The shift register generates a shifted signal. The level shifter generates a level signal...
|
|
|
US20090302891 |
OUTPUT DRIVER
There is provided an output driver, which includes a pre-driver configured to generate a main driving control signal in response to a data signal, a main driver configured to drive an output...
|
|
|
US20090295429 |
BIDIRECTIONAL BUFFER CIRCUIT AND SIGNAL LEVEL CONVERSION CIRCUIT
A bidirectional buffer circuit includes a first terminal, a second terminal, a first output buffer to which a signal from the first terminal is input and which outputs the signal to the second...
|
|
|
US20090278568 |
METHOD AND SYSTEM TO REDUCE ELECTROMAGNETIC RADIATION FROM SEMICONDUCTOR DEVICES
Reducing electromagnetic radiation from semiconductor devices. At least some of the illustrative embodiments are methods comprising driving a Boolean state to a signal pad of a semiconductor device...
|
|
|
US20090256592 |
SIGNAL DRIVER CIRCUIT HAVING ADJUSTABLE OUTPUT VOLTAGE FOR A HIGH LOGIC LEVEL OUTPUT SIGNAL
A signal driver circuit having an adjustable output voltage for a high-logic level output signal. The signal driver circuit includes a signal driver configured to output a first logic level signal...
|
|
|
US20090243656 |
OUTPUT BUFFER FOR AN ELECTRONIC DEVICE
In order to reduce production cost, an output buffer for an electronic device includes a first logic unit, a second logic unit, a first transistor, a second transistor and a control unit. The first...
|
|
|
US20090230993 |
LOW POWER HIGH-SPEED OUTPUT DRIVER
Low power high-speed output driver. An array of switches (some of which are inverting switches whose connectivity is governed oppositely as the control signal provided to it) is implemented such...
|
|
|
US20090224802 |
DEVICES AND METHODS FOR DRIVING A SIGNAL OFF AN INTEGRATED CIRCUIT
Embodiments of the present invention provide electronic devices, memory devices and methods of driving an on-chip signal off a chip. In one such embodiment, an on-chip signal and a second signal...
|
|
|
US20090219052 |
Transmitter swing control circuit and method
Disclosed herein are embodiments of a swing compensation scheme for compensating errors in a transmitter driver.
|
|
|
US20090206875 |
PROGRAMMABLE IO ARCHITECTURE
A buffer device coupled to at least one input/output port of an integrated circuit has a plurality of control inputs configured to receive configuration programming information. The at least one...
|
|
|
US20090195270 |
OUTPUT BUFFER DEVICE
A controlling output buffer slew rate method and an output buffer circuit for a memory device is provided. The output buffer include an output stage formed by a PMOS transistor and a NMOS...
|
|
|
US20090179669 |
Techniques for Providing Switchable Decoupling Capacitors for an Integrated Circuit
A circuit assembly includes a functional chip and a first capacitor. The functional chip includes a first logic island and a second logic island. The first capacitor is configured to be selectively...
|
|
|
US20090179666 |
OUTPUT BUFFER CIRCUIT, DIFFERENTIAL OUTPUT BUFFER CIRCUIT, OUTPUT BUFFER CIRCUIT HAVING REGULATION CIRCUIT AND REGULATION FUNCTION, AND TRANSMISSION METHOD
An output buffer circuit, a differential output buffer circuit, an output buffer circuit having a regulation circuit and a regulation function, and a transmission method, capable of improving...
|
|
|
US20090180223 |
LOW SIDE DRIVER WITH SHORT TO BATTERY PROTECTION
A driver circuit includes a driver module having a first transistor for receiving a driver voltage signal. In response to the driver voltage signal, the first transistor conducts current through an...
|
|
|
US20090167344 |
DATA OUTPUT DRIVING CIRCUIT OF SEMICONDUCTOR APPARATUS
A data output driving circuit for a semiconductor apparatus can include a code multiplier configured to multiply a received first code by a multiplication factor determined in response to a control...
|
|
|
US20090167357 |
EXTENDING DRIVE CAPABILITY IN INTEGRATED CIRCUITS UTILIZING PROGRAMMABLE-VOLTAGE OUTPUT CIRCUITS
An integrated circuit (IC) includes an output driver circuit portion that is electrically configurable, via a configuration input, to operate in either a first mode or a second mode corresponding...
|
|
|
US20090160486 |
High speed electronic data transmission system
A high-speed electrical data transmission system ( 10 ) includes a signal mixer ( 13 ) for receiving high-speed data from external network transceiver ( 12 ). The signal mixer ( 13 ) converts the...
|
|
|
US20090153192 |
BI-DIRECTIONAL BUFFER FOR OPEN-DRAIN OR OPEN-COLLECTOR BUS
Provided herein are bi-directional buffers, and methods for providing bi-directional buffering. In an embodiment, a bi-directional buffer includes a differential input/differential output amplifier...
|
|
|
US20090108872 |
INTERFACE CIRCUIT THAT CAN SWITCH BETWEEN SINGLE-ENDED TRANSMISSION AND DIFFERENTIAL TRANSMISSION
An object of the present invention is to realize reduction in an area of an output stage driver in an interface circuit that switches between two transmission systems. The interface circuit has two...
|
|
|
US20090091349 |
High speed multiple memory interface I/O cell
An input/output (I/O) cell including one or more driver-capable segments and one or more on-die termination (ODT) capable segments. The I/O cell may be configured as an output driver in a first...
|
|
|
US20090045844 |
LEVEL SHIFTER AND SEMICONDUCTOR DEVICE HAVING OFF-CHIP DRIVER
Provided are a level shifter and a semiconductor device having an OFF-chip driver (OCD) using the same. The level shifter includes a plurality of series connected logic gates receiving a...
|
|
|
US20090033365 |
TRANSMITTING APPARATUS
To provide a transmitting apparatus capable of suppressing the fluctuation of a common mode potential and performing high-speed, long-distance signal transmission. The transmitting apparatus has a...
|
|
|
US20090009212 |
Calibration system and method
A system and method to calibrate an output driver impedance of an output driver based on a termination device of a controller.
|
|
|
US20080309372 |
Semiconductor memory device
The object of the present invention is to appropriately constitute such a semiconductor integrated circuit that mounts a plurality of semiconductor chips thereon so as to increase storage capacity....
|
|
|
US20080265944 |
Output Buffer Circuit and Differential Output Buffer Circuit, and Transmission Method
In an output buffer circuit including Inverter 1 to Inverter 3 , Delay Circuit 1 to Delay Circuit 3 for delaying an input signal for a specific time, Buffer 1 to Buffer 3 , and a function...
|
|
|
US20080231329 |
DIFFERENTIAL SIGNAL OUTPUT CIRCUIT FOR TIMING CONTROLLER OF DISPLAY DEVICE
A differential-signal output circuit for a timing controller of a display device includes a conversion circuit, a pre-charging circuit and a timing generator. The conversion circuit is used for...
|
|
|
US20080225497 |
Semiconductor integrated circuit and semiconductor package module having the same
A semiconductor integrated circuit includes a first clock pin controller that receives a mirror function signal and a test mode signal to generate a first input buffer control signal in response to...
|
|
|
US20080197883 |
Integrated circuit device and electronic instrument
An integrated circuit device includes a first predriver that drives an N-type power MOS transistor of an external driver including the N-type power MOS transistor and a P-type power MOS transistor,...
|
|
|
US20080191744 |
Programmable current generator, current generation method and transmitter arrangement
A programmable current generator includes a decoder unit to generate a first and a second set of control signals as a function of a current control word. The current generator further includes a...
|
|
|
US20080174339 |
Method and System for Communication Employing Dual Slew Rates
A bus for implementation with a computer system, as well as a computer processing device capable of interacting with such a bus, and a method of communicating signals over a bus, are disclosed. In...
|
|
|
US20080169838 |
Current mode circuitry to modulate a common mode voltage
In some embodiments, a chip includes transmitters to transmit differential signals on conductors; and current mode circuitry to selectively modulate a common mode voltage of the differential...
|
|
|
US20080169839 |
STRUCTURE FOR A CURRENT CONTROL MECHANISM FOR DYNAMIC LOGIC KEEPER CIRCUITS
A design structure for an integrated circuit that includes a gate control voltage generator that supplies a current control gate voltage to a plurality of current control devices of a corresponding...
|
|
|
US20080169837 |
Current Control Mechanism For Dynamic Logic Keeper Circuits In An Integrated Circuit And Method Of Regulating Same
An integrated circuit that includes a gate control voltage generator that supplies a current control gate voltage to a plurality of current control devices of a corresponding plurality of dynamic...
|
|
|
US20080164912 |
METHOD AND SYSTEM FOR LOW-POWER LEVEL-SENSITIVE SCAN DESIGN LATCH WITH POWER-GATED LOGIC
A method of preventing current leakage in logic circuits within level sensitive scan design (LSSD) latch circuits in an application specific integrated circuit (ASIC). When the ASIC is in a...
|
|
|
US20080150582 |
Semiconductor memory device for internally controlling strength of output driver
Provided is a semiconductor memory device that is capable of internally controlling a strength of an output driver. The semiconductor memory device includes: an OCD (off chip driver) control signal...
|
|
|
US20080150583 |
BUFFER CIRCUIT
A buffer circuit having an input terminal and an output terminal comprises a first inverter having an input node coupled to the input terminal and an output node coupled to the output terminal, a...
|
|
|
US20080143386 |
CONCEPT FOR INTERFACING A FIRST CIRCUIT REQUIRING A FIRST SUPPLY VOLTAGE AND A SECOND SUPPLY CIRCUIT REQUIRING A SECOND SUPPLY VOLTAGE
An apparatus interfaces a first circuit using a first supply voltage and a second circuit using a second supply voltage different from the first supply voltage. The apparatus includes a driver...
|
|
|
US20080137016 |
FANOUT LINE STRUCTURE AND FLAT DISPLAY DEVICE INCLUDING FANOUT LINE STRUCTURE
A fanout line structure and a liquid crystal display panel and a liquid crystal display including the fanout line structure are presented. The fanout line structure connects a signal line to a...
|
|
|
US20080122488 |
OUTPUT DRIVING CIRCUIT
Disclosed is an output driver, which comprises: a resistance element with resistance, coupled to an output terminal; a current mode driving circuit, coupled to the resistance element, for providing...
|
|
|
US20080111584 |
Longitudinal balance calibration for a subscriber line interface circuit
A method of calibrating longitudinal balance for a subscriber line interface circuit includes providing a first and a second driver of a differential driver pair for driving a subscriber line. An...
|
|
|
US20080106301 |
SEMICONDUCTOR INTEGRATED CIRCUIT CAPABLE OF AUTONOMOUSLY ADJUSTING OUTPUT IMPEDANCE
A semiconductor integrated circuit includes an output driver, a replica driver, a replica resistor, and an impedance adjustment circuit. The output driver is configured to be capable of changing...
|
|
|
US20080061827 |
Floating driving circuit
A floating driving circuit according to the present invention comprises an input circuit to receive an input signal. A latch circuit receives a trigger signal for generating a latch signal. The...
|
|
|
US20080061826 |
Signal History Controlled Slew-Rate Transmission Method and Bus Interface Transmitter
A signal history controlled slew-rate transmission method and bus interface transmitter provide an improved channel equalization mechanism having low complexity. A variable slew-rate feed-forward...
|
|
|
US20080048720 |
Data transmitters and methods thereof
In a data transmitter, a main line driver circuit transmits an input signal to a receiver via a channel. A pre-emphasis circuit emphasizes a voltage level of the transmitted input signal, and a...
|
|
|
US20080042689 |
VOLTAGE BUFFER AND SOURCE DRIVER THEREOF
A voltage buffer and the source driver thereof are disclosed. The above-mentioned voltage buffer includes an operational amplifier and an overdriving unit, wherein the operational amplifier outputs...
|
|
|
US20080042688 |
Line driver device
A line driver device is provided in which an output stage can be controlled so as to provide an output current according to at least a first or a second operating mode of the line driver device,...
|
|
|
US20080024168 |
HIGH SPEED TRANSCEIVER WITH LOW POWER CONSUMPTION
High-speed and low-power consumption CMOS receivers using adaptively-regulated power supply and pseudo differential digital logic to: 1) reduce the power consumption of the transceiver; and, 2)...
|